diff mbox

glibc 2.21 - Machine maintainers, please test your machines.

Message ID 20150124014016.GA23003@gmail.com
State Not Applicable
Headers show

Commit Message

H.J. Lu Jan. 24, 2015, 1:40 a.m. UTC
On Fri, Jan 23, 2015 at 04:36:51PM -0800, H.J. Lu wrote:
> On Fri, Jan 23, 2015 at 1:32 PM, Carlos O'Donell <carlos@redhat.com> wrote:
> > Dear Machine Maintainers,
> >
> > Please start testing your machines against glibc
> > master.
> >
> > Please update the glibc 2.21 release page with your
> > testing results:
> >
> > https://sourceware.org/glibc/wiki/Release/2.21
> >
> > If nobody objects I want to cut the release as soon
> > as we have results for all the machines.
> >
> 
> We need to update __init_cpu_features in
> sysdeps/x86_64/multiarch/init-arch.c to support the current
> Intel processors.
> 
> Andrew, please find out the model numbers for the current
> Ivy Bridge, Haswell, Broadwell and Silvermont server, desktop
> and mobile processors.
> 
> 

We only need to deal with Silvermont since Ivy Bridge, Haswell and
Broadwell, which have AVX, are treated as Core i7.  The new Silvermont
model numbers are in

http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-optimization-manual.pdf

I am testing this patch and I will check it in shortly.

H.J.
---
From 059790c6162a6a25e9949424d6ca722e4bb4db91 Mon Sep 17 00:00:00 2001
From: "H.J. Lu" <hjl.tools@gmail.com>
Date: Fri, 23 Jan 2015 17:27:09 -0800
Subject: [PATCH] Treat model number 0x4A/0x4D as Silvermont

	* sysdeps/x86_64/multiarch/init-arch.c (__init_cpu_features):
	Treat model number 0x4A/0x4D as Intel Silvermont architecture.
---
 ChangeLog                            | 5 +++++
 sysdeps/x86_64/multiarch/init-arch.c | 2 ++
 2 files changed, 7 insertions(+)
diff mbox

Patch

diff --git a/ChangeLog b/ChangeLog
index 306341c..65e1938 100644
--- a/ChangeLog
+++ b/ChangeLog
@@ -1,5 +1,10 @@ 
 2015-01-23  H.J. Lu  <hongjiu.lu@intel.com>
 
+	* sysdeps/x86_64/multiarch/init-arch.c (__init_cpu_features):
+	Treat model number 0x4A/0x4D as Intel Silvermont architecture.
+
+2015-01-23  H.J. Lu  <hongjiu.lu@intel.com>
+
 	[BZ #17870]
 	* nptl/sem_post.c (__new_sem_post): Replace unsigned long int
 	with uint64_t.
diff --git a/sysdeps/x86_64/multiarch/init-arch.c b/sysdeps/x86_64/multiarch/init-arch.c
index 47b9655..6bbb9b1 100644
--- a/sysdeps/x86_64/multiarch/init-arch.c
+++ b/sysdeps/x86_64/multiarch/init-arch.c
@@ -79,6 +79,8 @@  __init_cpu_features (void)
 	      break;
 
 	    case 0x37:
+	    case 0x4A:
+	    case 0x4D:
 	      /* Unaligned load versions are faster than SSSE3
 		 on Silvermont.  */
 #if index_Fast_Unaligned_Load != index_Prefer_PMINUB_for_stringop