From patchwork Wed May 25 16:18:40 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Wilco Dijkstra X-Patchwork-Id: 54382 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 5F8653835C26 for ; Wed, 25 May 2022 16:19:31 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 5F8653835C26 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1653495571; bh=l5WfVeiQ2cFbkEA8c7YMbziT4yoLDtqHhr1XxrP2E90=; h=To:Subject:Date:List-Id:List-Unsubscribe:List-Archive:List-Post: List-Help:List-Subscribe:From:Reply-To:Cc:From; b=JDYbvPvaXZov4o7dqFSfZD4wIqRxdz37sfSqqM7jYFb7I2V9rArBV9UYMvsm2cz7p nQCCYM175PUTShMcmNPl4tVuWoEvzTAOQbHaTAYN3zQcPcD39L1m04aGVCafLGGaf2 jwtsMQV8SknCymdG37QVd+SS0ri0TE7aJcgSZo+4= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-eopbgr80073.outbound.protection.outlook.com [40.107.8.73]) by sourceware.org (Postfix) with ESMTPS id 2C0FD3858413 for ; Wed, 25 May 2022 16:18:58 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 2C0FD3858413 ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=K1ox4F+2hKwXDfg6CODSXIaQTgIk6/tR68zPfCvMoj/K4jdnyW49nuIJSoXjcOTl0szpMWlNJ04cyr1rUPFCSV5x8g00HN1eIVZAnEA7IMg8hXWAp3oOXGYMo9lpYdhHF6hboha4GSLa9TnP5+x+x+6C6X45/5Tn71hJed7clqN7PqWoIADvMHSRdjcsJSm+Og1HV1DffIfCEgoNX1o/D4I+Bs8Mv4CH/PvE5XoBTEAPCQpVfsIRHEwPg0HxgNYPkrvFC3U++G3nL9ZZwuJWAvtlwFFpgEWJ5f34Ncu+U4iPf5nHs4EW6IQnHgcNrqSeb0MvT7xpTPZy4DuoxVKGeA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l5WfVeiQ2cFbkEA8c7YMbziT4yoLDtqHhr1XxrP2E90=; b=OQPPovRFV+TUDzvfqSAj4gCiGYpm//gPHTWW8wgfQYttxZzYQChfEKqJTq3U+EA2dJHY3Q8KlZILDqNT3ejOaCTG46BbrbPRAyeUBs8OV/cfsHl6J4WBk/greeaDbKBvVqxHRYbdjB6njpj5fTWOYjc5bKdxqMpgufrnJYyOwjn2c21cwU4u0DoTd/nU8O7Fqrvwv4e9wwsM0KYPAT+t13wSliSh91djzkvH/+9mo7/2EWwhkQI9k5FIF1Qdr8QxhBcY9yJEBjhngCbJp2uuXehfjLhWmblJqLRU6zKXKATem2/22fKZjeF9YJhlglVUwRMjLGtLf+z3KJyUMIipKw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) Received: from AM6P192CA0070.EURP192.PROD.OUTLOOK.COM (2603:10a6:209:82::47) by PAXPR08MB7599.eurprd08.prod.outlook.com (2603:10a6:102:23e::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5273.22; Wed, 25 May 2022 16:18:55 +0000 Received: from AM5EUR03FT040.eop-EUR03.prod.protection.outlook.com (2603:10a6:209:82:cafe::90) by AM6P192CA0070.outlook.office365.com (2603:10a6:209:82::47) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5293.13 via Frontend Transport; Wed, 25 May 2022 16:18:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM5EUR03FT040.mail.protection.outlook.com (10.152.17.148) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5293.13 via Frontend Transport; Wed, 25 May 2022 16:18:55 +0000 Received: ("Tessian outbound 32b886dfa5b9:v119"); Wed, 25 May 2022 16:18:55 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: d37ad5d6844f7d20 X-CR-MTA-TID: 64aa7808 Received: from bf224bce56ea.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id A93EC08E-80D4-49DA-8699-2A5504A044DB.1; Wed, 25 May 2022 16:18:48 +0000 Received: from EUR02-HE1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id bf224bce56ea.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Wed, 25 May 2022 16:18:48 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Y4DNnLa2BMsuJxqvq8jOJrA443siY2tdSROkfwoRemsdjosQV0xFjZLT/qg9SHoPGetVZdJA3VJ4/NbhKJAQeLNLjH08m0P6zSOdZLX/BMxr9b6dwAyXZB4qdYJ4TvaAp/5ISNEPvlt0g868kfQlj83bPvlZJfgzvx3NpzhJFrm1QRlKtsnUsrzYxXxhMhsUuPQU+SMj/p30+gfdNhparWsoOs/xEzYSU26BPYc6J2XUvF9FETXx8kRRdKtStS80i5M3SS++oQEoPInfZslYN+YNdc7N/qdB4m1oUt9mC8G8VdKKr3Fl9YPhTdzZC4oDQ/W9baDmizVdfFW9PSbxVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=l5WfVeiQ2cFbkEA8c7YMbziT4yoLDtqHhr1XxrP2E90=; b=oCsNlMzyxSA2+FR8WxB0z0biDqczNR0C0g9wwKILnHAZFKVW90q6ym+7PVIexFNztcUiGs+OxrrkytecDbJ/rD2lh98ak+b4SXpe0Lj3rAXB23B0GSRtoxVo/NzHavAhfdV3FayLNHsfmSFltFBL4Zo6CHNHS8TsaNpYFAk0pEFBopchGy6TpTsgVl1dAUScsUUIFWfzVdY4zTbUWBaT7iUXt7ai4jHoGCe3nfwipyTt54/Uvs9TBNPtdr0AEHQ3PXCd2tXl3/U7Ez4/xyIxkjxSpis8m8mEJX4NDZiJoc+4INzJt5aUhJuazrtkt+6q/NWLBF+lo++oY6U7BmtwZg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none Received: from DB6PR0801MB1879.eurprd08.prod.outlook.com (2603:10a6:4:73::9) by HE1PR0801MB1770.eurprd08.prod.outlook.com (2603:10a6:3:7d::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5273.16; Wed, 25 May 2022 16:18:45 +0000 Received: from DB6PR0801MB1879.eurprd08.prod.outlook.com ([fe80::4c79:5ff3:ff33:7ee1]) by DB6PR0801MB1879.eurprd08.prod.outlook.com ([fe80::4c79:5ff3:ff33:7ee1%11]) with mapi id 15.20.5273.023; Wed, 25 May 2022 16:18:40 +0000 To: Richard Sandiford , Kyrylo Tkachov Subject: [PATCH] AArch64: Cleanup option processing code Thread-Topic: [PATCH] AArch64: Cleanup option processing code Thread-Index: AQHYcFKkd6zyqAVHSkqyngC6q1kh7w== Date: Wed, 25 May 2022 16:18:40 +0000 Message-ID: Accept-Language: en-GB, en-US Content-Language: en-GB X-MS-Has-Attach: X-MS-TNEF-Correlator: msip_labels: Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-MS-Office365-Filtering-Correlation-Id: 8a1715fd-44dc-4297-a424-08da3e6a43ee x-ms-traffictypediagnostic: HE1PR0801MB1770:EE_|AM5EUR03FT040:EE_|PAXPR08MB7599:EE_ X-Microsoft-Antispam-PRVS: x-checkrecipientrouted: true nodisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: UeZJYz6LTafdS3jxK2K3TtcGT0mJzDoW5qAoGyMjsp5id6fzWVBxXMzFppNSpNR0Pr0O/GU1vxlyTnh0MLbjKIr+hK6Llb5zLV1e0zNmiFBADp59bRV+ohg74Zn7eDfaLiLmNJeZA+AMzgwhSSxZFt/a8CTxuvzT2tbpqH5Jh2tWSHpHljRXnBt8KSmbjXdXCIHf/nDium9iGgsWf/Fa1VCnVyQ8qWYueMAve1jCWsf7Ni9nL1YSoJbsbzhMu2+kKir0a6GyoDompOoaaWaX2VwwgdQPBfA1ZT2GZyPKBFbMxhA/448oQoAiepTPP672sqZ5EQ4UNI/Bw8VevnrgYZL4keWP8OEHQpfZ41bek4UKMMK4h1mxZxQzzSP6DaEzOVuI2CUbMHi5vJdGUUX9TmmWJGDcY1D6Gl2Zkj2CxktXrvmUxFOpaSDErrFQFXZu12/PFXXiosJUSWVsHmYDtIn0DfR5jCROmpOmFPYBdZ88WhpbACLFAP0bGB32ks7krQihAeioPY/AYOrmkBziE8xwK0R+ZonRkspcTf39cZ++juT2KwSMoEeT+Lf77zrgYc/WuaHHj9iS72k9kXWPOxAyg8gvI/oULgDdW2O+B2nanLrSG1YfjZZKK+bK0zgNx02o3zC2eLjHWffMlxOBHjGBrABO7IQuUc7dC+U+80UsRjhhV5Ozt0cOR4qrXll8tChtQxTYEqcNb3OfF1xhMQ== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DB6PR0801MB1879.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230001)(4636009)(366004)(33656002)(316002)(7696005)(55016003)(508600001)(26005)(38100700002)(30864003)(8936002)(38070700005)(5660300002)(2906002)(186003)(52536014)(83380400001)(110136005)(6636002)(9686003)(86362001)(66556008)(66476007)(64756008)(76116006)(66446008)(4326008)(66946007)(91956017)(8676002)(122000001)(71200400001)(6506007); DIR:OUT; SFP:1101; MIME-Version: 1.0 X-MS-Exchange-Transport-CrossTenantHeadersStamped: HE1PR0801MB1770 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM5EUR03FT040.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 7a0cdfce-6831-43a8-64fb-08da3e6a3af6 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: Pme58XTuuSJydLb18i9oh0xtKkjQ7IxLUvlTAo1OSCrkHII8ZcinmTaanQup/jgxJNGG4VJxIiNCishfxmEay2ukfW94oMgfOP3L810bez22I+w7t4O/Z3AHyjdDusUjC6bPQZCiTNSt7ISGa7r0snjdwQAzHFNfzStI4MgqMYTE1vRaen52m/wdW/MQb13sy4XwzoZkg9dpwJT8Fg3hPnJfTeisNrSmftDg2wyHdGb+b52KDhYTIomoJuGjL+bPWwj/l0J5lsaSXA/4EBtH2Yhs7dl+nB2B+z/5RMuvj03dRl27rqkDcns9auropwm9PA67dNxdNhDm90Wga06EegosazcSnmRwrh+Ba8/lwy5VH6YJABL9nKGbLONcpG/fqBfzCWj5ek9GQGuIkSnUxIYby3dFcqLy2f6ZkB+jjkil1FWidiHUkx4bJLDQmZWqNgP41mRcINlZlEp/NXSI3j2OsllBbVCrhvEdjv7iJPFC8VVTetcvSdqDYEevI7EhvPoUKErhcZBlDL5wq5PVgxOYOvM66v+j6WHENtkREm7xVzlUxm/cGHCli61zW5uQjxGhZyzr048EHOPs8d8j6pkYY58ib6f493wmzdnpKDcKRB2eYi3A7IJzccddzaU86yCUxlfhw/ilX9Sn+wcA3zunA1fXn9V0fSP/JDTgeeWun+Xk6jqvrI99LZne+2uV X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230001)(4636009)(36840700001)(40470700004)(46966006)(83380400001)(8936002)(52536014)(316002)(70206006)(8676002)(356005)(86362001)(33656002)(4326008)(36860700001)(55016003)(2906002)(70586007)(40460700003)(508600001)(26005)(9686003)(6636002)(186003)(82310400005)(47076005)(110136005)(7696005)(336012)(30864003)(81166007)(5660300002)(6506007); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 25 May 2022 16:18:55.2733 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8a1715fd-44dc-4297-a424-08da3e6a43ee X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM5EUR03FT040.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAXPR08MB7599 X-Spam-Status: No, score=-11.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, GIT_PATCH_0, KAM_LOTSOFHASH, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Wilco Dijkstra via Gcc-patches From: Wilco Dijkstra Reply-To: Wilco Dijkstra Cc: GCC Patches Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" Further cleanup option processing. Remove the duplication of global variables for CPU and tune settings so that CPU option processing is simplified even further. Move global variables that need save and restore due to target option processing into aarch64.opt. This removes the need for explicit saving/restoring and unnecessary reparsing of options. Bootstrap OK, regress pass, OK for commit? gcc/ * config/aarch64/aarch64.opt (explicit_tune_core): Rename to selected_tune. (explicit_arch): Rename to selected_arch. (x_aarch64_override_tune_string): Remove. (aarch64_ra_sign_key): Add as TargetVariable so it gets saved/restored. (aarch64_override_tune_string): Add Save so it gets saved/restored. * config/aarch64/aarch64.h (aarch64_architecture_version): Remove. * config/aarch64/aarch64.cc (aarch64_architecture_version): Remove. (processor): Remove archtecture_version field. (selected_arch): Remove global. (selected_cpu): Remove global. (selected_tune): Remove global. (aarch64_ra_sign_key): Move global to aarch64.opt so it is saved. (aarch64_override_options_internal): Use aarch64_get_tune_cpu. (aarch64_override_options): Further simplify code to only set selected_arch and selected_tune globals. (aarch64_option_save): Remove now that target options are saved. (aarch64_option_restore): Remove redundant target option restores. * config/aarch64/aarch64-c.cc (aarch64_update_cpp_builtins): Use AARCH64_ISA_V9. * config/aarch64/aarch64-opts.h (aarch64_key_type): Add, moved from... * config/aarch64/aarch64-protos.h (aarch64_key_type): Remove. (aarch64_ra_sign_key): Remove. diff --git a/gcc/config/aarch64/aarch64-c.cc b/gcc/config/aarch64/aarch64-c.cc index 767ee0c763c56a022089a647c7425afb00644644..3d2fb5ec2ef33e66aaa59d216c53a29737262794 100644 --- a/gcc/config/aarch64/aarch64-c.cc +++ b/gcc/config/aarch64/aarch64-c.cc @@ -82,7 +82,7 @@ aarch64_update_cpp_builtins (cpp_reader *pfile) { aarch64_def_or_undef (flag_unsafe_math_optimizations, "__ARM_FP_FAST", pfile); - builtin_define_with_int_value ("__ARM_ARCH", aarch64_architecture_version); + builtin_define_with_int_value ("__ARM_ARCH", AARCH64_ISA_V9 ? 9 : 8); builtin_define_with_int_value ("__ARM_SIZEOF_MINIMAL_ENUM", flag_short_enums ? 1 : 4); diff --git a/gcc/config/aarch64/aarch64-opts.h b/gcc/config/aarch64/aarch64-opts.h index 93572fe8330218568435f485a366101eb2c58da9..421648a156a02cc1f43660eddc5de38c2f366a72 100644 --- a/gcc/config/aarch64/aarch64-opts.h +++ b/gcc/config/aarch64/aarch64-opts.h @@ -98,4 +98,10 @@ enum stack_protector_guard { SSP_GLOBAL /* global canary */ }; +/* The key type that -msign-return-address should use. */ +enum aarch64_key_type { + AARCH64_KEY_A, + AARCH64_KEY_B +}; + #endif diff --git a/gcc/config/aarch64/aarch64-protos.h b/gcc/config/aarch64/aarch64-protos.h index df311812e8d4b87c0ad8692adacedcd79a8e0f64..dabd047d7ba2c532238720d59ecd59f0f5ba822f 100644 --- a/gcc/config/aarch64/aarch64-protos.h +++ b/gcc/config/aarch64/aarch64-protos.h @@ -672,14 +672,6 @@ enum simd_immediate_check { AARCH64_CHECK_MOV = AARCH64_CHECK_ORR | AARCH64_CHECK_BIC }; -/* The key type that -msign-return-address should use. */ -enum aarch64_key_type { - AARCH64_KEY_A, - AARCH64_KEY_B -}; - -extern enum aarch64_key_type aarch64_ra_sign_key; - extern struct tune_params aarch64_tune_params; /* The available SVE predicate patterns, known in the ACLE as "svpattern". */ diff --git a/gcc/config/aarch64/aarch64.h b/gcc/config/aarch64/aarch64.h index f835da33b72f36bbf25a0e1328135411bd8ab4f6..80cfe4b740798072ed2a3d08089ff889943f916a 100644 --- a/gcc/config/aarch64/aarch64.h +++ b/gcc/config/aarch64/aarch64.h @@ -148,9 +148,6 @@ #define PCC_BITFIELD_TYPE_MATTERS 1 -/* Major revision number of the ARM Architecture implemented by the target. */ -extern unsigned aarch64_architecture_version; - /* Instruction tuning/selection flags. */ /* Bit values used to identify processor capabilities. */ diff --git a/gcc/config/aarch64/aarch64.cc b/gcc/config/aarch64/aarch64.cc index 060c67a93b95b717563ed063509e3e31c978d891..6bdfd55bcd6308c71fb6cfccb5922b71830c7c4f 100644 --- a/gcc/config/aarch64/aarch64.cc +++ b/gcc/config/aarch64/aarch64.cc @@ -306,9 +306,6 @@ static bool aarch64_print_address_internal (FILE*, machine_mode, rtx, aarch64_addr_query_type); static HOST_WIDE_INT aarch64_clamp_to_uimm12_shift (HOST_WIDE_INT val); -/* Major revision number of the ARM Architecture implemented by the target. */ -unsigned aarch64_architecture_version; - /* The processor for which instructions should be scheduled. */ enum aarch64_processor aarch64_tune = cortexa53; @@ -2677,7 +2674,6 @@ struct processor enum aarch64_processor ident; enum aarch64_processor sched_core; enum aarch64_arch arch; - unsigned architecture_version; const uint64_t flags; const struct tune_params *const tune; }; @@ -2686,9 +2682,9 @@ struct processor static const struct processor all_architectures[] = { #define AARCH64_ARCH(NAME, CORE, ARCH_IDENT, ARCH_REV, FLAGS) \ - {NAME, CORE, CORE, AARCH64_ARCH_##ARCH_IDENT, ARCH_REV, FLAGS, NULL}, + {NAME, CORE, CORE, AARCH64_ARCH_##ARCH_IDENT, FLAGS, NULL}, #include "aarch64-arches.def" - {NULL, aarch64_none, aarch64_none, aarch64_no_arch, 0, 0, NULL} + {NULL, aarch64_none, aarch64_none, aarch64_no_arch, 0, NULL} }; /* Processor cores implementing AArch64. */ @@ -2696,23 +2692,13 @@ static const struct processor all_cores[] = { #define AARCH64_CORE(NAME, IDENT, SCHED, ARCH, FLAGS, COSTS, IMP, PART, VARIANT) \ {NAME, IDENT, SCHED, AARCH64_ARCH_##ARCH, \ - all_architectures[AARCH64_ARCH_##ARCH].architecture_version, \ FLAGS, &COSTS##_tunings}, #include "aarch64-cores.def" - {"generic", generic, cortexa53, AARCH64_ARCH_8A, 8, + {"generic", generic, cortexa53, AARCH64_ARCH_8A, AARCH64_FL_FOR_ARCH8, &generic_tunings}, - {NULL, aarch64_none, aarch64_none, aarch64_no_arch, 0, 0, NULL} + {NULL, aarch64_none, aarch64_none, aarch64_no_arch, 0, NULL} }; - -/* Target specification. These are populated by the -march, -mtune, -mcpu - handling code or by target attributes. */ -static const struct processor *selected_arch; -static const struct processor *selected_cpu; -static const struct processor *selected_tune; - -enum aarch64_key_type aarch64_ra_sign_key = AARCH64_KEY_A; - /* The current tuning set. */ struct tune_params aarch64_tune_params = generic_tunings; @@ -10353,8 +10339,8 @@ aarch64_case_values_threshold (void) /* Use the specified limit for the number of cases before using jump tables at higher optimization levels. */ if (optimize > 2 - && selected_cpu->tune->max_case_values != 0) - return selected_cpu->tune->max_case_values; + && aarch64_tune_params.max_case_values != 0) + return aarch64_tune_params.max_case_values; else return optimize_size ? 8 : 11; } @@ -17415,6 +17401,26 @@ initialize_aarch64_tls_size (struct gcc_options *opts) return; } +/* Return the CPU corresponding to the enum CPU. */ + +static const struct processor * +aarch64_get_tune_cpu (enum aarch64_processor cpu) +{ + gcc_assert (cpu != aarch64_none); + + return &all_cores[cpu]; +} + +/* Return the architecture corresponding to the enum ARCH. */ + +static const struct processor * +aarch64_get_arch (enum aarch64_arch arch) +{ + gcc_assert (arch != aarch64_no_arch); + + return &all_architectures[arch]; +} + /* Parse STRING looking for options in the format: string :: option:string option :: name=substring @@ -17525,18 +17531,18 @@ aarch64_override_options_after_change_1 (struct gcc_options *opts) void aarch64_override_options_internal (struct gcc_options *opts) { - aarch64_tune_flags = selected_tune->flags; - aarch64_tune = selected_tune->sched_core; + const struct processor *tune = aarch64_get_tune_cpu (opts->x_selected_tune); + aarch64_tune_flags = tune->flags; + aarch64_tune = tune->sched_core; /* Make a copy of the tuning parameters attached to the core, which we may later overwrite. */ - aarch64_tune_params = *(selected_tune->tune); - aarch64_architecture_version = selected_arch->architecture_version; - if (selected_tune->tune == &generic_tunings) + aarch64_tune_params = *(tune->tune); + if (tune->tune == &generic_tunings) aarch64_adjust_generic_arch_tuning (aarch64_tune_params); if (opts->x_aarch64_override_tune_string) aarch64_parse_override_string (opts->x_aarch64_override_tune_string, - &aarch64_tune_params); + &aarch64_tune_params); /* This target defaults to strict volatile bitfields. */ if (opts->x_flag_strict_volatile_bitfields < 0 && abi_version_at_least (2)) @@ -17697,13 +17703,6 @@ aarch64_override_options_internal (struct gcc_options *opts) && opts->x_optimize >= aarch64_tune_params.prefetch->default_opt_level) opts->x_flag_prefetch_loop_arrays = 1; - if (opts->x_aarch64_arch_string == NULL) - opts->x_aarch64_arch_string = selected_arch->name; - if (opts->x_aarch64_cpu_string == NULL) - opts->x_aarch64_cpu_string = selected_cpu->name; - if (opts->x_aarch64_tune_string == NULL) - opts->x_aarch64_tune_string = selected_tune->name; - aarch64_override_options_after_change_1 (opts); } @@ -18055,26 +18054,6 @@ aarch64_validate_mtune (const char *str, const struct processor **res) return false; } -/* Return the CPU corresponding to the enum CPU. */ - -static const struct processor * -aarch64_get_tune_cpu (enum aarch64_processor cpu) -{ - gcc_assert (cpu != aarch64_none); - - return &all_cores[cpu]; -} - -/* Return the architecture corresponding to the enum ARCH. */ - -static const struct processor * -aarch64_get_arch (enum aarch64_arch arch) -{ - gcc_assert (arch != aarch64_no_arch); - - return &all_architectures[arch]; -} - /* Return the VG value associated with -msve-vector-bits= value VALUE. */ static poly_uint16 @@ -18110,9 +18089,9 @@ aarch64_override_options (void) uint64_t arch_isa = 0; aarch64_isa_flags = 0; - selected_cpu = NULL; - selected_arch = NULL; - selected_tune = NULL; + const struct processor *cpu = NULL; + const struct processor *arch = NULL; + const struct processor *tune = NULL; if (aarch64_harden_sls_string) aarch64_validate_sls_mitigation (aarch64_harden_sls_string); @@ -18124,56 +18103,52 @@ aarch64_override_options (void) If either of -march or -mtune is given, they override their respective component of -mcpu. */ if (aarch64_cpu_string) - aarch64_validate_mcpu (aarch64_cpu_string, &selected_cpu, &cpu_isa); + aarch64_validate_mcpu (aarch64_cpu_string, &cpu, &cpu_isa); if (aarch64_arch_string) - aarch64_validate_march (aarch64_arch_string, &selected_arch, &arch_isa); + aarch64_validate_march (aarch64_arch_string, &arch, &arch_isa); if (aarch64_tune_string) - aarch64_validate_mtune (aarch64_tune_string, &selected_tune); + aarch64_validate_mtune (aarch64_tune_string, &tune); #ifdef SUBTARGET_OVERRIDE_OPTIONS SUBTARGET_OVERRIDE_OPTIONS; #endif - if (selected_cpu && selected_arch) + if (cpu && arch) { /* If both -mcpu and -march are specified, warn if they are not architecturally compatible and prefer the -march ISA flags. */ - if (selected_arch->arch != selected_cpu->arch) + if (arch->arch != cpu->arch) { warning (0, "switch %<-mcpu=%s%> conflicts with %<-march=%s%> switch", aarch64_cpu_string, aarch64_arch_string); } + selected_arch = arch->arch; aarch64_isa_flags = arch_isa; } - else if (selected_cpu) + else if (cpu) { - selected_arch = &all_architectures[selected_cpu->arch]; + selected_arch = cpu->arch; aarch64_isa_flags = cpu_isa; } - else if (selected_arch) + else if (arch) { - selected_cpu = &all_cores[selected_arch->ident]; + cpu = &all_cores[arch->ident]; + selected_arch = arch->arch; aarch64_isa_flags = arch_isa; } else { /* No -mcpu or -march specified, so use the default CPU. */ - selected_cpu = &all_cores[TARGET_CPU_DEFAULT]; - selected_arch = &all_architectures[selected_cpu->arch]; - aarch64_isa_flags = selected_cpu->flags; + cpu = &all_cores[TARGET_CPU_DEFAULT]; + selected_arch = cpu->arch; + aarch64_isa_flags = cpu->flags; } - explicit_arch = selected_arch->arch; - if (!selected_tune) - selected_tune = selected_cpu; - explicit_tune_core = selected_tune->ident; - - gcc_assert (explicit_tune_core != aarch64_none); - gcc_assert (explicit_arch != aarch64_no_arch); + selected_tune = tune ? tune->ident : cpu->ident; if (aarch64_enable_bti == 2) { @@ -18292,38 +18267,14 @@ initialize_aarch64_code_model (struct gcc_options *opts) } } -/* Implement TARGET_OPTION_SAVE. */ - -static void -aarch64_option_save (struct cl_target_option *ptr, struct gcc_options *opts, - struct gcc_options */* opts_set */) -{ - ptr->x_aarch64_override_tune_string = opts->x_aarch64_override_tune_string; - ptr->x_aarch64_branch_protection_string - = opts->x_aarch64_branch_protection_string; -} - /* Implements TARGET_OPTION_RESTORE. Restore the backend codegen decisions using the information saved in PTR. */ static void aarch64_option_restore (struct gcc_options *opts, - struct gcc_options */* opts_set */, - struct cl_target_option *ptr) + struct gcc_options * /* opts_set */, + struct cl_target_option * /* ptr */) { - opts->x_explicit_arch = ptr->x_explicit_arch; - selected_arch = aarch64_get_arch (ptr->x_explicit_arch); - opts->x_explicit_tune_core = ptr->x_explicit_tune_core; - selected_tune = aarch64_get_tune_cpu (ptr->x_explicit_tune_core); - opts->x_aarch64_override_tune_string = ptr->x_aarch64_override_tune_string; - opts->x_aarch64_branch_protection_string - = ptr->x_aarch64_branch_protection_string; - if (opts->x_aarch64_branch_protection_string) - { - aarch64_parse_branch_protection (opts->x_aarch64_branch_protection_string, - NULL); - } - aarch64_override_options_internal (opts); } @@ -18333,11 +18284,11 @@ static void aarch64_option_print (FILE *file, int indent, struct cl_target_option *ptr) { const struct processor *cpu - = aarch64_get_tune_cpu (ptr->x_explicit_tune_core); - uint64_t isa_flags = ptr->x_aarch64_isa_flags; - const struct processor *arch = aarch64_get_arch (ptr->x_explicit_arch); + = aarch64_get_tune_cpu (ptr->x_selected_tune); + const struct processor *arch = aarch64_get_arch (ptr->x_selected_arch); std::string extension - = aarch64_get_extension_string_for_isa_flags (isa_flags, arch->flags); + = aarch64_get_extension_string_for_isa_flags (ptr->x_aarch64_isa_flags, + arch->flags); fprintf (file, "%*sselected tune = %s\n", indent, "", cpu->name); fprintf (file, "%*sselected arch = %s%s\n", indent, "", @@ -18450,8 +18401,7 @@ aarch64_handle_attr_arch (const char *str) if (parse_res == AARCH64_PARSE_OK) { gcc_assert (tmp_arch); - selected_arch = tmp_arch; - explicit_arch = selected_arch->arch; + selected_arch = tmp_arch->arch; return true; } @@ -18489,11 +18439,8 @@ aarch64_handle_attr_cpu (const char *str) if (parse_res == AARCH64_PARSE_OK) { gcc_assert (tmp_cpu); - selected_tune = tmp_cpu; - explicit_tune_core = selected_tune->ident; - - selected_arch = &all_architectures[tmp_cpu->arch]; - explicit_arch = selected_arch->arch; + selected_tune = tmp_cpu->ident; + selected_arch = tmp_cpu->arch; return true; } @@ -18561,8 +18508,7 @@ aarch64_handle_attr_tune (const char *str) if (parse_res == AARCH64_PARSE_OK) { gcc_assert (tmp_tune); - selected_tune = tmp_tune; - explicit_tune_core = selected_tune->ident; + selected_tune = tmp_tune->ident; return true; } @@ -22467,7 +22413,7 @@ aarch64_declare_function_name (FILE *stream, const char* name, gcc_assert (targ_options); const struct processor *this_arch - = aarch64_get_arch (targ_options->x_explicit_arch); + = aarch64_get_arch (targ_options->x_selected_arch); uint64_t isa_flags = targ_options->x_aarch64_isa_flags; std::string extension @@ -22486,7 +22432,7 @@ aarch64_declare_function_name (FILE *stream, const char* name, useful to readers of the generated asm. Do it only when it changes from function to function and verbose assembly is requested. */ const struct processor *this_tune - = aarch64_get_tune_cpu (targ_options->x_explicit_tune_core); + = aarch64_get_tune_cpu (targ_options->x_selected_tune); if (flag_debug_asm && aarch64_last_printed_tune_string != this_tune->name) { @@ -22572,7 +22518,7 @@ aarch64_start_file (void) = TREE_TARGET_OPTION (target_option_default_node); const struct processor *default_arch - = aarch64_get_arch (default_options->x_explicit_arch); + = aarch64_get_arch (default_options->x_selected_arch); uint64_t default_isa_flags = default_options->x_aarch64_isa_flags; std::string extension = aarch64_get_extension_string_for_isa_flags (default_isa_flags, @@ -27445,9 +27391,6 @@ aarch64_libgcc_floating_mode_supported_p #undef TARGET_OFFLOAD_OPTIONS #define TARGET_OFFLOAD_OPTIONS aarch64_offload_options -#undef TARGET_OPTION_SAVE -#define TARGET_OPTION_SAVE aarch64_option_save - #undef TARGET_OPTION_RESTORE #define TARGET_OPTION_RESTORE aarch64_option_restore diff --git a/gcc/config/aarch64/aarch64.opt b/gcc/config/aarch64/aarch64.opt index 92220b26ee2bf9f95c9a387c3155779596ee5ad5..d8e1f42a3a683c6d2cb7d930a41ec2e0415e2bf1 100644 --- a/gcc/config/aarch64/aarch64.opt +++ b/gcc/config/aarch64/aarch64.opt @@ -22,13 +22,10 @@ HeaderInclude config/aarch64/aarch64-opts.h TargetVariable -enum aarch64_processor explicit_tune_core = aarch64_none +enum aarch64_processor selected_tune = aarch64_none TargetVariable -enum aarch64_arch explicit_arch = aarch64_no_arch - -TargetSave -const char *x_aarch64_override_tune_string +enum aarch64_arch selected_arch = aarch64_no_arch TargetVariable uint64_t aarch64_isa_flags = 0 @@ -36,6 +33,9 @@ uint64_t aarch64_isa_flags = 0 TargetVariable unsigned aarch64_enable_bti = 2 +TargetVariable +enum aarch64_key_type aarch64_ra_sign_key = AARCH64_KEY_A + ; The TLS dialect names to use with -mtls-dialect. Enum @@ -139,7 +139,7 @@ Target RejectNegative Joined Enum(aarch64_abi) Var(aarch64_abi) Init(AARCH64_ABI Generate code that conforms to the specified ABI. moverride= -Target RejectNegative ToLower Joined Var(aarch64_override_tune_string) +Target RejectNegative ToLower Joined Var(aarch64_override_tune_string) Save -moverride= Power users only! Override CPU optimization parameters. Enum