From patchwork Wed Aug 5 16:30:30 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: "H.J. Lu" X-Patchwork-Id: 40211 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id D74723850431; Wed, 5 Aug 2020 16:30:35 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org D74723850431 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org; s=default; t=1596645035; bh=DS61QeniJjVhH/rhKngqAxcvHMm1IKxacyctpXQfPLg=; h=To:Subject:Date:List-Id:List-Unsubscribe:List-Archive:List-Post: List-Help:List-Subscribe:From:Reply-To:From; b=SVqu4eix/pvm54nNTm/5CdLuFIyECKbYWQlevBFfylnBONgNFbWHpKbfowTDikoKR skBuzNSQguvwpF4a7aq9+Bs8O2CxIcgRp+jwgjx6fxue7761JB+aJuFhB+egP56liK kabrX6rfsiUpMkYnXAiuxGvNyo/SwKTv+LUl0+z0= X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from mail-pg1-x535.google.com (mail-pg1-x535.google.com [IPv6:2607:f8b0:4864:20::535]) by sourceware.org (Postfix) with ESMTPS id 1427E3857008 for ; Wed, 5 Aug 2020 16:30:33 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org 1427E3857008 Received: by mail-pg1-x535.google.com with SMTP id z5so24725325pgb.6 for ; Wed, 05 Aug 2020 09:30:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=DS61QeniJjVhH/rhKngqAxcvHMm1IKxacyctpXQfPLg=; b=pXZeBjajulkuz31wcglV3RO9gy+Um+T3UaubF1o3PpyaPDpd6T7SwMUHAQH/Jf1Uy1 8YJArN5wJdUMagSqPQpe+heH7hWSs9a7RlW5eozFS3Q4JmnvJ4K3nyFgK1PQCH7dPtFT Lvov8zLhwv7xECgeDBRa9jQPRKlb9kUN5V5PLbs0EyHntuFs+hhG+4hVOS65cLATRwMM gRD06yrmcn2UKLblC5ZiJnP0eP24d4kiDsaJtWENUkyt1v4Z5VPZF93QEF8iReInggvJ knd03D7dzyYAoYSIWsn/h9ebgmOifi7lsuFTyyywJ3mjyi89qV730t7J9fvoYVD7kJnd 6vXA== X-Gm-Message-State: AOAM533LR9cfAfiBmLDTOLOX4vlRGU7RMUC6lDiUt04F9yS2WbWVq6sO xSAKcHIrRhYugPzNgZrt1YHxq48xg88= X-Google-Smtp-Source: ABdhPJyKAOG1GRrpKH/4zE591IOjl3J349IokQ4AqUkdOoI0Bm129x99LRTajvTh6me5LWjGp5srug== X-Received: by 2002:a63:d250:: with SMTP id t16mr3653719pgi.51.1596645031856; Wed, 05 Aug 2020 09:30:31 -0700 (PDT) Received: from gnu-cfl-2.localdomain (c-69-181-90-243.hsd1.ca.comcast.net. [69.181.90.243]) by smtp.gmail.com with ESMTPSA id r185sm4570350pfr.8.2020.08.05.09.30.31 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 05 Aug 2020 09:30:31 -0700 (PDT) Received: from gnu-cfl-2.localdomain (localhost [IPv6:::1]) by gnu-cfl-2.localdomain (Postfix) with ESMTP id 5F4F51A0115 for ; Wed, 5 Aug 2020 09:30:30 -0700 (PDT) To: libc-alpha@sourceware.org Subject: [PATCH] x86: Rename Intel CPU feature names Date: Wed, 5 Aug 2020 09:30:30 -0700 Message-Id: <20200805163030.3341610-1-hjl.tools@gmail.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 X-Spam-Status: No, score=-12.5 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: "H.J. Lu via Libc-alpha" From: "H.J. Lu" Reply-To: "H.J. Lu" Errors-To: libc-alpha-bounces@sourceware.org Sender: "Libc-alpha" Intel64 and IA-32 Architectures Software Developer’s Manual has changed the following CPU feature names: 1. The CPU feature of Enhanced Intel SpeedStep Technology is renamed from EST to EIST. 2. The CPU feature which supports Platform Quality of Service Monitoring (PQM) capability is changed to Intel Resource Director Technology (Intel RDT) Monitoring capability, i.e. PQM is renamed to RDT_M. 3. The CPU feature which supports Platform Quality of Service Enforcement (PQE) capability is changed to Intel Resource Director Technology (Intel RDT) Allocation capability, i.e. PQE is renamed to RDT_A. --- sysdeps/x86/cpu-features.h | 18 +++++++++--------- sysdeps/x86/tst-get-cpu-features.c | 12 ++++++------ 2 files changed, 15 insertions(+), 15 deletions(-) diff --git a/sysdeps/x86/cpu-features.h b/sysdeps/x86/cpu-features.h index a0b9b9177c..78fcec251e 100644 --- a/sysdeps/x86/cpu-features.h +++ b/sysdeps/x86/cpu-features.h @@ -156,7 +156,7 @@ extern const struct cpu_features *__get_cpu_features (void) #define bit_cpu_DS_CPL (1u << 4) #define bit_cpu_VMX (1u << 5) #define bit_cpu_SMX (1u << 6) -#define bit_cpu_EST (1u << 7) +#define bit_cpu_EIST (1u << 7) #define bit_cpu_TM2 (1u << 8) #define bit_cpu_SSSE3 (1u << 9) #define bit_cpu_CNXT_ID (1u << 10) @@ -231,10 +231,10 @@ extern const struct cpu_features *__get_cpu_features (void) #define bit_cpu_ERMS (1u << 9) #define bit_cpu_INVPCID (1u << 10) #define bit_cpu_RTM (1u << 11) -#define bit_cpu_PQM (1u << 12) +#define bit_cpu_RDT_M (1u << 12) #define bit_cpu_DEPR_FPU_CS_DS (1u << 13) #define bit_cpu_MPX (1u << 14) -#define bit_cpu_PQE (1u << 15) +#define bit_cpu_RDT_A (1u << 15) #define bit_cpu_AVX512F (1u << 16) #define bit_cpu_AVX512DQ (1u << 17) #define bit_cpu_RDSEED (1u << 18) @@ -371,7 +371,7 @@ extern const struct cpu_features *__get_cpu_features (void) #define index_cpu_DS_CPL COMMON_CPUID_INDEX_1 #define index_cpu_VMX COMMON_CPUID_INDEX_1 #define index_cpu_SMX COMMON_CPUID_INDEX_1 -#define index_cpu_EST COMMON_CPUID_INDEX_1 +#define index_cpu_EIST COMMON_CPUID_INDEX_1 #define index_cpu_TM2 COMMON_CPUID_INDEX_1 #define index_cpu_SSSE3 COMMON_CPUID_INDEX_1 #define index_cpu_CNXT_ID COMMON_CPUID_INDEX_1 @@ -446,10 +446,10 @@ extern const struct cpu_features *__get_cpu_features (void) #define index_cpu_ERMS COMMON_CPUID_INDEX_7 #define index_cpu_INVPCID COMMON_CPUID_INDEX_7 #define index_cpu_RTM COMMON_CPUID_INDEX_7 -#define index_cpu_PQM COMMON_CPUID_INDEX_7 +#define index_cpu_RDT_M COMMON_CPUID_INDEX_7 #define index_cpu_DEPR_FPU_CS_DS COMMON_CPUID_INDEX_7 #define index_cpu_MPX COMMON_CPUID_INDEX_7 -#define index_cpu_PQE COMMON_CPUID_INDEX_7 +#define index_cpu_RDT_A COMMON_CPUID_INDEX_7 #define index_cpu_AVX512F COMMON_CPUID_INDEX_7 #define index_cpu_AVX512DQ COMMON_CPUID_INDEX_7 #define index_cpu_RDSEED COMMON_CPUID_INDEX_7 @@ -584,7 +584,7 @@ extern const struct cpu_features *__get_cpu_features (void) #define reg_DS_CPL ecx #define reg_VMX ecx #define reg_SMX ecx -#define reg_EST ecx +#define reg_EIST ecx #define reg_TM2 ecx #define reg_SSSE3 ecx #define reg_CNXT_ID ecx @@ -659,10 +659,10 @@ extern const struct cpu_features *__get_cpu_features (void) #define reg_ERMS ebx #define reg_INVPCID ebx #define reg_RTM ebx -#define reg_PQM ebx +#define reg_RDT_M ebx #define reg_DEPR_FPU_CS_DS ebx #define reg_MPX ebx -#define reg_PQE ebx +#define reg_RDT_A ebx #define reg_AVX512F ebx #define reg_AVX512DQ ebx #define reg_RDSEED ebx diff --git a/sysdeps/x86/tst-get-cpu-features.c b/sysdeps/x86/tst-get-cpu-features.c index 080c58e70b..6bfdef0829 100644 --- a/sysdeps/x86/tst-get-cpu-features.c +++ b/sysdeps/x86/tst-get-cpu-features.c @@ -75,7 +75,7 @@ do_test (void) CHECK_CPU_FEATURE (DS_CPL); CHECK_CPU_FEATURE (VMX); CHECK_CPU_FEATURE (SMX); - CHECK_CPU_FEATURE (EST); + CHECK_CPU_FEATURE (EIST); CHECK_CPU_FEATURE (TM2); CHECK_CPU_FEATURE (SSSE3); CHECK_CPU_FEATURE (CNXT_ID); @@ -138,10 +138,10 @@ do_test (void) CHECK_CPU_FEATURE (ERMS); CHECK_CPU_FEATURE (INVPCID); CHECK_CPU_FEATURE (RTM); - CHECK_CPU_FEATURE (PQM); + CHECK_CPU_FEATURE (RDT_M); CHECK_CPU_FEATURE (DEPR_FPU_CS_DS); CHECK_CPU_FEATURE (MPX); - CHECK_CPU_FEATURE (PQE); + CHECK_CPU_FEATURE (RDT_A); CHECK_CPU_FEATURE (AVX512F); CHECK_CPU_FEATURE (AVX512DQ); CHECK_CPU_FEATURE (RDSEED); @@ -228,7 +228,7 @@ do_test (void) CHECK_CPU_FEATURE_USABLE (DS_CPL); CHECK_CPU_FEATURE_USABLE (VMX); CHECK_CPU_FEATURE_USABLE (SMX); - CHECK_CPU_FEATURE_USABLE (EST); + CHECK_CPU_FEATURE_USABLE (EIST); CHECK_CPU_FEATURE_USABLE (TM2); CHECK_CPU_FEATURE_USABLE (SSSE3); CHECK_CPU_FEATURE_USABLE (CNXT_ID); @@ -291,10 +291,10 @@ do_test (void) CHECK_CPU_FEATURE_USABLE (ERMS); CHECK_CPU_FEATURE_USABLE (INVPCID); CHECK_CPU_FEATURE_USABLE (RTM); - CHECK_CPU_FEATURE_USABLE (PQM); + CHECK_CPU_FEATURE_USABLE (RDT_M); CHECK_CPU_FEATURE_USABLE (DEPR_FPU_CS_DS); CHECK_CPU_FEATURE_USABLE (MPX); - CHECK_CPU_FEATURE_USABLE (PQE); + CHECK_CPU_FEATURE_USABLE (RDT_A); CHECK_CPU_FEATURE_USABLE (AVX512F); CHECK_CPU_FEATURE_USABLE (AVX512DQ); CHECK_CPU_FEATURE_USABLE (RDSEED);