From patchwork Wed May 27 14:19:43 2026 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sivan Shani X-Patchwork-Id: 135828 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from vm01.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id F21784BA2E23 for ; Wed, 27 May 2026 14:21:56 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org F21784BA2E23 Authentication-Results: sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=URvc9jP+; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=URvc9jP+ X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from GVXPR05CU001.outbound.protection.outlook.com (mail-swedencentralazon11013058.outbound.protection.outlook.com [52.101.83.58]) by sourceware.org (Postfix) with ESMTPS id 3C8114BA2E17 for ; Wed, 27 May 2026 14:21:06 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 3C8114BA2E17 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 3C8114BA2E17 Authentication-Results: sourceware.org; arc=pass smtp.remote-ip=52.101.83.58 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1779891666; cv=pass; b=LKWEJWHRq/X43+xxrc6K+mn4rX3wh2ATonaKTgDQeNfpUdUoKEjV0x7v/WQTIQWsTo6vNb9WmEks17yGQlTOqTrQO7+Mrc29VlTCrn3zUupZDfHu6RI8ssihL2bpmUGzn+OCUbKFbw2r+D2LiKVT8ST8V32RU2eyuIzIWOX7Ppc= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1779891666; c=relaxed/simple; bh=8pxeaBy50rPwz6GjDoRNBcn2TYjXiWMaH53dXjxa2WU=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=nNU3K/u+V7UPBW3sK0w8uCIBFS+AdInMZeX1wr3IJlDhKzmvw5oUHgre0HRqB2b+5oUsynjs2M52uoZ1izYysUcvjxL0uKtG1UlgJ+DpNHSVwDacuWYwIMZdo4T/Jg1piMqClNFFnmzRUsSYd9YMo4rr8l7aInakA6gHAuuxRDk= ARC-Authentication-Results: i=3; sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=URvc9jP+; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=URvc9jP+ DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 3C8114BA2E17 ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=GB+3kd8r3jfSoJCS3piUtP0+3G+ypAlU9chz1IVlXMUiBXDhFk7x2rIUla90lj0q3sHWOKS61mpZNMz5yy5IEnCEey+zljvcfHJ8jb05Di+wE7aEsGvcQNA9bz8Fsyt7rBU5BlwITQe20dODzDyMPkRgCx3KFGNXufW5O/Cyq/ycJhZa36Nea/z2GJeJdC4asW99YBuGLIweLio+iDTVcNbmr9c3L+8bnmafNQfDXOQzv6ebOg+Jv5DMe1jph08Jd1P67c1vxnC4mO6qKYyLgyHKd/ZeItWIy407IZZVtSp1GXELiFCnRgn/iRwzM+D2Dncpzhw8OkZS+nvBtd6wVg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZLqA21mi0FTQcFvFySmf8q+lcIR6DWWfPutxJ2u5Uww=; b=JYaOam8btYlXwxwbico0xv/d6bL3cYKkktoR/rB0EyQzByDnaLpCdZcxxn3IHDg8N8T6hx4Rib/ovc2iXuM5pkSBRxNdZrWyl4KbXhqZkFK+0agYTWzFetruOINfccYjYAWXc3/SeQsrvR+ZLLHb9lXYdFlMZ54oJpWMUn8nTVHZplate6uIxd5Mj3lpUWuxsExz5BRCZQQeLnWkY/haKOGSZ2cCrPBORz1dFrFj5h8iULDZ73nn55XjFSsGW70XaIxr4gi51nGuTvD45YRUrs/wqPp/dgaOLrh+eEE9UoBoXv2TX61KqqKKLhEBUAV5h9yikOB0aOZTUEv4JkbmmQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 4.158.2.129) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZLqA21mi0FTQcFvFySmf8q+lcIR6DWWfPutxJ2u5Uww=; b=URvc9jP+gL+oKIqnl5k5suhczVJ1MfFAWKZRoGSnwuod37ovFEB7dspTM86kQ92N1W8Xlwz4S7he7MFM204StwYjqVF0BH4dPlAngXYM0zGE6IFMbKuTazTMJa+Ol7/4igIU3P6n6DbHSkq6TjwHMydHvqCWBO9sKQ0kWv8P138= Received: from AM0PR02CA0154.eurprd02.prod.outlook.com (2603:10a6:20b:28d::21) by AM0PR08MB5331.eurprd08.prod.outlook.com (2603:10a6:208:187::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.48.20; Wed, 27 May 2026 14:20:55 +0000 Received: from AMS0EPF0000019D.eurprd05.prod.outlook.com (2603:10a6:20b:28d:cafe::8b) by AM0PR02CA0154.outlook.office365.com (2603:10a6:20b:28d::21) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.71.12 via Frontend Transport; Wed, 27 May 2026 14:20:55 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 4.158.2.129) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 4.158.2.129 as permitted sender) receiver=protection.outlook.com; client-ip=4.158.2.129; helo=outbound-uk1.az.dlp.m.darktrace.com; pr=C Received: from outbound-uk1.az.dlp.m.darktrace.com (4.158.2.129) by AMS0EPF0000019D.mail.protection.outlook.com (10.167.16.249) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.71.7 via Frontend Transport; Wed, 27 May 2026 14:20:54 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=ZJzk7X0u7smcIDi+1P0NdiSaU0p0r6gF8XVl2GQM60sLzbDG66FtgUcX7B3ketavcFFTs2FA4xkPFVFfXYGqMjcXPhVQ34ED7wMaWN/tNeLQ+DDb9XeXHMOoEcbYhLzc3GXbvknpFkvLNifvcqvxje6QO472N7jf08f6MlHjcnmvqqjSN24uJcsqi2q0uytDRBeiAxnlPyoFa4X6JMspD8dN4cu44p8xgARS5uRPW22m5HemsnOZ0nMVMKW9tz5y3DO1WVFHg16cMBJRuHJxiXm8bHFogl62zAghMPKyzoXUe95prz7sfZzIrynDjJcVY+rT60yHeh5nwXo4l08KPQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZLqA21mi0FTQcFvFySmf8q+lcIR6DWWfPutxJ2u5Uww=; b=T14GlRiyBsC9Jsl/V3zEag0HVSmuTBwKKFwQ9K2wtaqsgxsjOgbQhUEyPvHep6W6gU2mkRmxbz5BboMGu9uWFTjlXeSjNVsHb0waHOtEB92uPhUYvlLQeT3nULC6pQkJDZiOtRmbVUJ9vbspFsuxftrZ5lNIXx89nefkdfNOBc9Rz8RRTV8Qujwb6JW0s8XHyg30ofKTOPfd5QId2L+3GaoHi3hbclnp+BbeiUOKH4+z7bmgSE9VotOqznSRnWdg1zhBWvyF7u+jeRFYQOwy+aWEcXjOnQ06xDv82r0ltd7++rKNgq/AJthZVN3VQp6exATTK20eHYV/HFYEpjztwQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 172.205.89.229) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=ZLqA21mi0FTQcFvFySmf8q+lcIR6DWWfPutxJ2u5Uww=; b=URvc9jP+gL+oKIqnl5k5suhczVJ1MfFAWKZRoGSnwuod37ovFEB7dspTM86kQ92N1W8Xlwz4S7he7MFM204StwYjqVF0BH4dPlAngXYM0zGE6IFMbKuTazTMJa+Ol7/4igIU3P6n6DbHSkq6TjwHMydHvqCWBO9sKQ0kWv8P138= Received: from DU7PR01CA0039.eurprd01.prod.exchangelabs.com (2603:10a6:10:50e::12) by DB9PR08MB7421.eurprd08.prod.outlook.com (2603:10a6:10:372::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.71.12; Wed, 27 May 2026 14:19:48 +0000 Received: from DB5PEPF00014B94.eurprd02.prod.outlook.com (2603:10a6:10:50e:cafe::27) by DU7PR01CA0039.outlook.office365.com (2603:10a6:10:50e::12) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.21.71.13 via Frontend Transport; Wed, 27 May 2026 14:19:48 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 172.205.89.229) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 172.205.89.229 as permitted sender) receiver=protection.outlook.com; client-ip=172.205.89.229; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (172.205.89.229) by DB5PEPF00014B94.mail.protection.outlook.com (10.167.8.232) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.21.71.7 via Frontend Transport; Wed, 27 May 2026 14:19:48 +0000 Received: from AZ-NEU-EX04.Arm.com (10.240.25.138) by AZ-NEU-EX03.Arm.com (10.240.25.137) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.29; Wed, 27 May 2026 14:19:48 +0000 Received: from ip-10-249-56-69.eu-west-1.compute.internal (10.249.56.69) by mail.arm.com (10.240.25.138) with Microsoft SMTP Server id 15.2.2562.29 via Frontend Transport; Wed, 27 May 2026 14:19:48 +0000 From: Sivan Shani To: Subject: [PATCH] gas, bfd, gold: Rename Arm v8/v9 architecture tags Date: Wed, 27 May 2026 14:19:43 +0000 Message-ID: <20260527141948.683770-1-sivan.shani@arm.com> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20260527130630.556955-1-sivan.shani@arm.com> References: <20260527130630.556955-1-sivan.shani@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DB5PEPF00014B94:EE_|DB9PR08MB7421:EE_|AMS0EPF0000019D:EE_|AM0PR08MB5331:EE_ X-MS-Office365-Filtering-Correlation-Id: 1f711081-937d-4583-fecd-08debbfb2a0d x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|82310400026|376014|36860700016|56012099006|11063799006|22082099003|18002099003; X-Microsoft-Antispam-Message-Info-Original: IGLl/esBk0wkMQyAzVWZ6uAlwMlutsLGIBZnCGg0yUO3uhYISt1hvMFxXke42U2qPqMGq6XHT6QgGd+NVzMPVfJNf+CmHHAsFYo6Aia/rnaKY1Y8o+lMvMAXL1gW8wsb77A9ZxdoTz3SeMPxbm+Ai4lnK7mM/3FOZyr7XBJxklVbLi+jlpgo4/qvY0g5kKwhqtiHcSm5JJ+12Q/gnRNUrYprKO70FWfHptzLEQkInL5cHt1CXivAollDNG24cieATz+ED4sgnDOnE5oEWBFgLOQ/oDh0q9FbvU9LnYc0vPDXjSlKg45xzyo+UU2osq6As8ewqJSmpWs+iC3XBEifHmHqxGzpMPU2F6XItA3fe0VhMC9XsS2K8LYLv45/IevqKGY4Kd1p3T3vkLrPJPMlDtG6XT+Xe/qXxm+ImHyrJl54c6ZKvspSyrc60S/ZEJKz64fsYOM3rKQ61WZ52ci5yfKbISo5LJiZ/kDXLPYyO0KOz/9kp6jl9Dlb382lJH1SpScCiASwFvoVKiVeYtcBmBkQrpS+EcpiG0OCpX4Wrt65Fwy3aUS0nqNWwhgscpwQhVurSX2KjCFbPlu/+GGSYHHOfV7gGW43dDJiXmhWVclWjuZHoHDuEz9gk7zzUN4fAMdqVDAH1JKMQs3IyVFWM1faKubwmABE2sD53LYmIoNAKqH9M7KjYeAP5Z8odQRh8v01A1ycbJ5yrTH+or1nxusQhF0xPP7MWIM1BHx7cPg= X-Forefront-Antispam-Report-Untrusted: CIP:172.205.89.229; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(82310400026)(376014)(36860700016)(56012099006)(11063799006)(22082099003)(18002099003); DIR:OUT; SFP:1101; X-Exchange-RoutingPolicyChecked: ZulTl6mMqYiEFlpNEngQiX92W5Z3bpkGGnB3+EiTIoY+U7zwwnu6cuxsoL3uXPrAPf+M97YnorWZcBpepYU7md+CckBcONKdMIiRzRatqy3YSG/u+AgRDkD8jdy3y7QocJBwolNFK6KM0nEAM++3bZ4Y7zd8t//9AnZa3BOLElJNWbcQWBlBkezFxHXKj/EphJlrmbdYu6Z3yyk60lxPzTvEI6z4cIVmfc0fv/XVbH9xcd0b9q3Lob8ux6G3Z2MOI+dnk7eNgt76k20AKNCzd+oU1RErmMU1jx/J7PvmIVqKSkEKPXlzXZ2nDoiJKRDih3suDVCc8X/2GJFt76YDcg== X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB7421 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS0EPF0000019D.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 69e7deb0-a567-42d4-fb6c-08debbfb0283 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700016|82310400026|35042699022|14060799003|1800799024|376014|18002099003|11063799006|22082099003|56012099006; X-Microsoft-Antispam-Message-Info: zF/tZzK0S+cGpXBL+Rk1jo3hjwSPfLEWrx8Efvn1Acx9WhFdZETGZkqmSeiceRuT0WPzVtJBvxDx6vQB8m7tI9sroV0Kdv6RuLD3vFLAjFZIAYA6TFCRjMVPKPDkhsLPkid5ZHza3dGXvlABokdGnFs0I+7J5FkJHJO0i/S+/0XJro5PGJImi5bjsEhpO38yT0wzLgzu2158Tc9tn1V2BQq0chEqAfuJj97UVfMTT/wUeo8rF3/eICU00d2unLYkvfxMLiXi4+WI8OWPVZk2OpUM5XDUoVtCc74mPCM9i1nXzyjAHK4SMimoaA8+TiNvzNu3YDA/t0PWgUv8UXs9pMoBsEjZlqEPcEWhDCvTRCqoOwp/UdCK2OQueTdQudoqdG2LNVomPIOu/FcK9Jg7YTKuBIFkfsweTmjh5oUR/iPurttzdfwSmPmT/qkE0Bh6RcmIm78COOXWMI/XB3ig6Vzb3lo7jBKF+d6E/RIEq5WR4YXa0kWHqPwa0SaWVc8lbbDcTrMb81uJWSMkgjtX6k4ltty8M6cR2VczUMG35HeOuN47n1e+pJgXSdmykkOR7emu0PVmoNsDTeAE9su+M7b4KP1l8TyfZt4R+2fxQS2kLdmxGRLa3OG6eAS6AGQ8hm3YTN6iM6aJ1jpuXCWGF2OJ3/YatrL5mIz5biyIXuZKFms9gv0OBK8TGhGBayTc6IbxHAQ/CZ+lQG6fJyi8ky2OzHzfCoj5fybafVGPmZw= X-Forefront-Antispam-Report: CIP:4.158.2.129; CTRY:GB; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:outbound-uk1.az.dlp.m.darktrace.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(36860700016)(82310400026)(35042699022)(14060799003)(1800799024)(376014)(18002099003)(11063799006)(22082099003)(56012099006); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: 82KkMHV+v++fwa++YEhZcSooroqEV9LuXFoQpnSOI8P/uPBlpC9s6SgVIMrxHj577+k+WIRx8VZ5J8hHxg4sWSJA/aSLsyOT01r8y21YY4XA2mpMRDDagjeI1ECrLe10KaBsOogZGEwG/+R40Zc6cGR1KI33hBZqJO0iRL2L3ykHu4i67+/LAwY/Y0hpr7euypIJ2k7q6s0CRPGNJF6K3jk03ADpecb9GGBD7sh6P0lAAlQ1hmYavKOR8bZPs74ch87EeMdhKS/r+EcKywU1VPIJDI3L1t+sB7QHHdVeXgxREWlTfrKZZh41MovixXbgrbGk7G/x4ZsUn6R84gaK51R2vNT3wdiJwhB6LP8thddpPjRfTPbgvqodAeX29cFZ5M3AeQQwMnYc0Sdj1xDg6NrPuDSNdd2SnmsBJj2b2T6kOTzimEnHAh4xC5ZruSOT X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 27 May 2026 14:20:54.9544 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 1f711081-937d-4583-fecd-08debbfb2a0d X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[4.158.2.129]; Helo=[outbound-uk1.az.dlp.m.darktrace.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF0000019D.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR08MB5331 X-Spam-Status: No, score=-11.2 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_NONE, SPF_NONE, TXREP, URIBL_BLOCKED shortcircuit=no autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces~patchwork=sourceware.org@sourceware.org Rename the Arm AEABI CPU architecture tag constants and macro definitions to include the profile suffix for A-profile architectures. This makes the naming consistent with existing v8-R and v8-M tag names, while preserving the existing numeric tag values. v1 Update BFD, GAS and Gold usage accordingly, including attribute combination tables, architecture checks, and mach selection. v2 Formating --- bfd/archures.c | 4 +- bfd/bfd-in2.h | 4 +- bfd/cpu-arm.c | 46 ++++++++--------- bfd/elf32-arm.c | 120 ++++++++++++++++++++++---------------------- elfcpp/arm.h | 12 ++--- gas/config/tc-arm.c | 38 +++++++------- gold/arm.cc | 32 ++++++------ include/elf/arm.h | 12 ++--- opcodes/arm-dis.c | 4 +- 9 files changed, 136 insertions(+), 136 deletions(-) diff --git a/bfd/archures.c b/bfd/archures.c index 8cfc81eebb9..0e919246673 100644 --- a/bfd/archures.c +++ b/bfd/archures.c @@ -327,12 +327,12 @@ DESCRIPTION .#define bfd_mach_arm_6M 20 .#define bfd_mach_arm_6SM 21 .#define bfd_mach_arm_7EM 22 -.#define bfd_mach_arm_8 23 +.#define bfd_mach_arm_8A 23 .#define bfd_mach_arm_8R 24 .#define bfd_mach_arm_8M_BASE 25 .#define bfd_mach_arm_8M_MAIN 26 .#define bfd_mach_arm_8_1M_MAIN 27 -.#define bfd_mach_arm_9 28 +.#define bfd_mach_arm_9A 28 . bfd_arch_nds32, {* Andes NDS32. *} .#define bfd_mach_n1 1 .#define bfd_mach_n1h 2 diff --git a/bfd/bfd-in2.h b/bfd/bfd-in2.h index 4d157611217..e177b2a4023 100644 --- a/bfd/bfd-in2.h +++ b/bfd/bfd-in2.h @@ -1571,12 +1571,12 @@ enum bfd_architecture #define bfd_mach_arm_6M 20 #define bfd_mach_arm_6SM 21 #define bfd_mach_arm_7EM 22 -#define bfd_mach_arm_8 23 +#define bfd_mach_arm_8A 23 #define bfd_mach_arm_8R 24 #define bfd_mach_arm_8M_BASE 25 #define bfd_mach_arm_8M_MAIN 26 #define bfd_mach_arm_8_1M_MAIN 27 -#define bfd_mach_arm_9 28 +#define bfd_mach_arm_9A 28 bfd_arch_nds32, /* Andes NDS32. */ #define bfd_mach_n1 1 #define bfd_mach_n1h 2 diff --git a/bfd/cpu-arm.c b/bfd/cpu-arm.c index dba7ad4c5ce..603a976a664 100644 --- a/bfd/cpu-arm.c +++ b/bfd/cpu-arm.c @@ -139,20 +139,20 @@ processors[] = { bfd_mach_arm_7, "cortex-a12" }, { bfd_mach_arm_7, "cortex-a15" }, { bfd_mach_arm_7, "cortex-a17" }, - { bfd_mach_arm_8, "cortex-a32" }, - { bfd_mach_arm_8, "cortex-a35" }, - { bfd_mach_arm_8, "cortex-a53" }, - { bfd_mach_arm_8, "cortex-a55" }, - { bfd_mach_arm_8, "cortex-a57" }, - { bfd_mach_arm_8, "cortex-a72" }, - { bfd_mach_arm_8, "cortex-a73" }, - { bfd_mach_arm_8, "cortex-a75" }, - { bfd_mach_arm_8, "cortex-a76" }, - { bfd_mach_arm_8, "cortex-a76ae" }, - { bfd_mach_arm_8, "cortex-a77" }, - { bfd_mach_arm_8, "cortex-a78" }, - { bfd_mach_arm_8, "cortex-a78ae" }, - { bfd_mach_arm_8, "cortex-a78c" }, + { bfd_mach_arm_8A, "cortex-a32" }, + { bfd_mach_arm_8A, "cortex-a35" }, + { bfd_mach_arm_8A, "cortex-a53" }, + { bfd_mach_arm_8A, "cortex-a55" }, + { bfd_mach_arm_8A, "cortex-a57" }, + { bfd_mach_arm_8A, "cortex-a72" }, + { bfd_mach_arm_8A, "cortex-a73" }, + { bfd_mach_arm_8A, "cortex-a75" }, + { bfd_mach_arm_8A, "cortex-a76" }, + { bfd_mach_arm_8A, "cortex-a76ae" }, + { bfd_mach_arm_8A, "cortex-a77" }, + { bfd_mach_arm_8A, "cortex-a78" }, + { bfd_mach_arm_8A, "cortex-a78ae" }, + { bfd_mach_arm_8A, "cortex-a78c" }, { bfd_mach_arm_6SM, "cortex-m0" }, { bfd_mach_arm_6SM, "cortex-m0plus" }, { bfd_mach_arm_6SM, "cortex-m1" }, @@ -166,13 +166,13 @@ processors[] = { bfd_mach_arm_7, "cortex-r4f" }, { bfd_mach_arm_7, "cortex-r5" }, { bfd_mach_arm_8R, "cortex-r52" }, - { bfd_mach_arm_8R, "cortex-r52plus" }, + { bfd_mach_arm_8R, "cortex-r52plus" }, { bfd_mach_arm_7, "cortex-r7" }, { bfd_mach_arm_7, "cortex-r8" }, - { bfd_mach_arm_8, "cortex-x1" }, - { bfd_mach_arm_8, "cortex-x1c" }, + { bfd_mach_arm_8A, "cortex-x1" }, + { bfd_mach_arm_8A, "cortex-x1c" }, { bfd_mach_arm_4T, "ep9312" }, - { bfd_mach_arm_8, "exynos-m1" }, + { bfd_mach_arm_8A, "exynos-m1" }, { bfd_mach_arm_4, "fa526" }, { bfd_mach_arm_5TE, "fa606te" }, { bfd_mach_arm_5TE, "fa616te" }, @@ -192,9 +192,9 @@ processors[] = { bfd_mach_arm_4, "strongarm1100" }, { bfd_mach_arm_4, "strongarm1110" }, { bfd_mach_arm_XScale, "xscale" }, - { bfd_mach_arm_8, "xgene1" }, - { bfd_mach_arm_8, "xgene2" }, - { bfd_mach_arm_9, "cortex-a710" }, + { bfd_mach_arm_8A, "xgene1" }, + { bfd_mach_arm_8A, "xgene2" }, + { bfd_mach_arm_9A, "cortex-a710" }, { bfd_mach_arm_iWMMXt, "iwmmxt" }, { bfd_mach_arm_iWMMXt2, "iwmmxt2" }, { bfd_mach_arm_unknown, "arm_any" } @@ -262,12 +262,12 @@ static const bfd_arch_info_type arch_info_struct[] = N (bfd_mach_arm_6M, "armv6-m", false, & arch_info_struct[19]), N (bfd_mach_arm_6SM, "armv6s-m", false, & arch_info_struct[20]), N (bfd_mach_arm_7EM, "armv7e-m", false, & arch_info_struct[21]), - N (bfd_mach_arm_8, "armv8-a", false, & arch_info_struct[22]), + N (bfd_mach_arm_8A, "armv8-a", false, & arch_info_struct[22]), N (bfd_mach_arm_8R, "armv8-r", false, & arch_info_struct[23]), N (bfd_mach_arm_8M_BASE, "armv8-m.base", false, & arch_info_struct[24]), N (bfd_mach_arm_8M_MAIN, "armv8-m.main", false, & arch_info_struct[25]), N (bfd_mach_arm_8_1M_MAIN, "armv8.1-m.main", false, & arch_info_struct[26]), - N (bfd_mach_arm_9, "armv9-a", false, & arch_info_struct[27]), + N (bfd_mach_arm_9A, "armv9-a", false, & arch_info_struct[27]), N (bfd_mach_arm_unknown, "arm_any", false, NULL) }; diff --git a/bfd/elf32-arm.c b/bfd/elf32-arm.c index bb0a24127ab..0447d60de7b 100644 --- a/bfd/elf32-arm.c +++ b/bfd/elf32-arm.c @@ -3876,7 +3876,7 @@ using_thumb2 (struct elf32_arm_link_hash_table *globals) return (arch == TAG_CPU_ARCH_V6T2 || arch == TAG_CPU_ARCH_V7 || arch == TAG_CPU_ARCH_V7E_M - || arch == TAG_CPU_ARCH_V8 + || arch == TAG_CPU_ARCH_V8A || arch == TAG_CPU_ARCH_V8R || arch == TAG_CPU_ARCH_V8M_MAIN || arch == TAG_CPU_ARCH_V8_1M_MAIN); @@ -3891,7 +3891,7 @@ using_thumb2_bl (struct elf32_arm_link_hash_table *globals) bfd_elf_get_obj_attr_int (globals->obfd, OBJ_ATTR_PROC, Tag_CPU_arch); /* Force return logic to be reviewed for each new architecture. */ - BFD_ASSERT (arch <= TAG_CPU_ARCH_V9); + BFD_ASSERT (arch <= TAG_CPU_ARCH_V9A); /* Architecture was introduced after ARMv6T2 (eg. ARMv6-M). */ return (arch == TAG_CPU_ARCH_V6T2 @@ -4032,14 +4032,14 @@ arch_has_arm_nop (struct elf32_arm_link_hash_table *globals) Tag_CPU_arch); /* Force return logic to be reviewed for each new architecture. */ - BFD_ASSERT (arch <= TAG_CPU_ARCH_V9); + BFD_ASSERT (arch <= TAG_CPU_ARCH_V9A); return (arch == TAG_CPU_ARCH_V6T2 || arch == TAG_CPU_ARCH_V6K || arch == TAG_CPU_ARCH_V7 - || arch == TAG_CPU_ARCH_V8 + || arch == TAG_CPU_ARCH_V8A || arch == TAG_CPU_ARCH_V8R - || arch == TAG_CPU_ARCH_V9); + || arch == TAG_CPU_ARCH_V9A); } static bool @@ -13767,8 +13767,8 @@ bfd_arm_get_mach_from_attributes (bfd * abfd) return bfd_mach_arm_6SM; case TAG_CPU_ARCH_V7E_M: return bfd_mach_arm_7EM; - case TAG_CPU_ARCH_V8: - return bfd_mach_arm_8; + case TAG_CPU_ARCH_V8A: + return bfd_mach_arm_8A; case TAG_CPU_ARCH_V8R: return bfd_mach_arm_8R; case TAG_CPU_ARCH_V8M_BASE: @@ -13777,8 +13777,8 @@ bfd_arm_get_mach_from_attributes (bfd * abfd) return bfd_mach_arm_8M_MAIN; case TAG_CPU_ARCH_V8_1M_MAIN: return bfd_mach_arm_8_1M_MAIN; - case TAG_CPU_ARCH_V9: - return bfd_mach_arm_9; + case TAG_CPU_ARCH_V9A: + return bfd_mach_arm_9A; default: /* Force entry to be added for any new known Tag_CPU_arch value. */ @@ -14111,28 +14111,28 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, }; static const int v8[] = { - T(V8), /* PRE_V4. */ - T(V8), /* V4. */ - T(V8), /* V4T. */ - T(V8), /* V5T. */ - T(V8), /* V5TE. */ - T(V8), /* V5TEJ. */ - T(V8), /* V6. */ - T(V8), /* V6KZ. */ - T(V8), /* V6T2. */ - T(V8), /* V6K. */ - T(V8), /* V7. */ - T(V8), /* V6_M. */ - T(V8), /* V6S_M. */ - T(V8), /* V7E_M. */ - T(V8), /* V8. */ - T(V8), /* V8-R. */ - T(V8), /* V8-M.BASE. */ - T(V8), /* V8-M.MAIN. */ - T(V8), /* V8.1. */ - T(V8), /* V8.2. */ - T(V8), /* V8.3. */ - T(V8), /* V8.1-M.MAIN. */ + T(V8A), /* PRE_V4. */ + T(V8A), /* V4. */ + T(V8A), /* V4T. */ + T(V8A), /* V5T. */ + T(V8A), /* V5TE. */ + T(V8A), /* V5TEJ. */ + T(V8A), /* V6. */ + T(V8A), /* V6KZ. */ + T(V8A), /* V6T2. */ + T(V8A), /* V6K. */ + T(V8A), /* V7. */ + T(V8A), /* V6_M. */ + T(V8A), /* V6S_M. */ + T(V8A), /* V7E_M. */ + T(V8A), /* V8A. */ + T(V8A), /* V8-R. */ + T(V8A), /* V8-M.BASE. */ + T(V8A), /* V8-M.MAIN. */ + T(V8A), /* V8.1. */ + T(V8A), /* V8.2. */ + T(V8A), /* V8.3. */ + T(V8A), /* V8.1-M.MAIN. */ }; static const int v8r[] = { @@ -14150,7 +14150,7 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, T(V8R), /* V6_M. */ T(V8R), /* V6S_M. */ T(V8R), /* V7E_M. */ - T(V8), /* V8. */ + T(V8A), /* V8A. */ T(V8R), /* V8R. */ }; static const int v8m_baseline[] = @@ -14169,7 +14169,7 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, T(V8M_BASE), /* V6_M. */ T(V8M_BASE), /* V6S_M. */ -1, /* V7E_M. */ - -1, /* V8. */ + -1, /* V8A. */ -1, /* V8R. */ T(V8M_BASE) /* V8-M BASELINE. */ }; @@ -14189,7 +14189,7 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, T(V8M_MAIN), /* V6_M. */ T(V8M_MAIN), /* V6S_M. */ T(V8M_MAIN), /* V7E_M. */ - -1, /* V8. */ + -1, /* V8A. */ -1, /* V8R. */ T(V8M_MAIN), /* V8-M BASELINE. */ T(V8M_MAIN) /* V8-M MAINLINE. */ @@ -14210,7 +14210,7 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, T(V8_1M_MAIN), /* V6_M. */ T(V8_1M_MAIN), /* V6S_M. */ T(V8_1M_MAIN), /* V7E_M. */ - -1, /* V8. */ + -1, /* V8A. */ -1, /* V8R. */ T(V8_1M_MAIN), /* V8-M BASELINE. */ T(V8_1M_MAIN), /* V8-M MAINLINE. */ @@ -14221,29 +14221,29 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, }; static const int v9[] = { - T(V9), /* PRE_V4. */ - T(V9), /* V4. */ - T(V9), /* V4T. */ - T(V9), /* V5T. */ - T(V9), /* V5TE. */ - T(V9), /* V5TEJ. */ - T(V9), /* V6. */ - T(V9), /* V6KZ. */ - T(V9), /* V6T2. */ - T(V9), /* V6K. */ - T(V9), /* V7. */ - T(V9), /* V6_M. */ - T(V9), /* V6S_M. */ - T(V9), /* V7E_M. */ - T(V9), /* V8. */ - T(V9), /* V8-R. */ - T(V9), /* V8-M.BASE. */ - T(V9), /* V8-M.MAIN. */ - T(V9), /* V8.1. */ - T(V9), /* V8.2. */ - T(V9), /* V8.3. */ - T(V9), /* V8.1-M.MAIN. */ - T(V9), /* V9. */ + T(V9A), /* PRE_V4. */ + T(V9A), /* V4. */ + T(V9A), /* V4T. */ + T(V9A), /* V5T. */ + T(V9A), /* V5TE. */ + T(V9A), /* V5TEJ. */ + T(V9A), /* V6. */ + T(V9A), /* V6KZ. */ + T(V9A), /* V6T2. */ + T(V9A), /* V6K. */ + T(V9A), /* V7. */ + T(V9A), /* V6_M. */ + T(V9A), /* V6S_M. */ + T(V9A), /* V7E_M. */ + T(V9A), /* V8A. */ + T(V9A), /* V8-R. */ + T(V9A), /* V8-M.BASE. */ + T(V9A), /* V8-M.MAIN. */ + T(V9A), /* V8.1. */ + T(V9A), /* V8.2. */ + T(V9A), /* V8.3. */ + T(V9A), /* V8.1-M.MAIN. */ + T(V9A), /* V9A. */ }; static const int v4t_plus_v6_m[] = { @@ -14261,7 +14261,7 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, T(V6_M), /* V6_M. */ T(V6S_M), /* V6S_M. */ T(V7E_M), /* V7E_M. */ - T(V8), /* V8. */ + T(V8A), /* V8A. */ -1, /* V8R. */ T(V8M_BASE), /* V8-M BASELINE. */ T(V8M_MAIN), /* V8-M MAINLINE. */ @@ -14269,7 +14269,7 @@ tag_cpu_arch_combine (bfd *ibfd, int oldtag, int *secondary_compat_out, -1, /* Unused (19). */ -1, /* Unused (20). */ T(V8_1M_MAIN), /* V8.1-M MAINLINE. */ - T(V9), /* V9. */ + T(V9A), /* V9A. */ T(V4T_PLUS_V6_M) /* V4T plus V6_M. */ }; static const int *const comb[] = diff --git a/elfcpp/arm.h b/elfcpp/arm.h index 86f9ab0ed51..6f1c595af0e 100644 --- a/elfcpp/arm.h +++ b/elfcpp/arm.h @@ -253,16 +253,16 @@ enum TAG_CPU_ARCH_V6_M, TAG_CPU_ARCH_V6S_M, TAG_CPU_ARCH_V7E_M, - TAG_CPU_ARCH_V8, + TAG_CPU_ARCH_V8A, TAG_CPU_ARCH_V8R, TAG_CPU_ARCH_V8M_BASE, TAG_CPU_ARCH_V8M_MAIN, - TAG_CPU_ARCH_8_1A, - TAG_CPU_ARCH_8_2A, - TAG_CPU_ARCH_8_3A, + TAG_CPU_ARCH_V8_1A, + TAG_CPU_ARCH_V8_2A, + TAG_CPU_ARCH_V8_3A, TAG_CPU_ARCH_V8_1M_MAIN, - TAG_CPU_ARCH_V9, - MAX_TAG_CPU_ARCH = TAG_CPU_ARCH_V9, + TAG_CPU_ARCH_V9A, + MAX_TAG_CPU_ARCH = TAG_CPU_ARCH_V9A, // Pseudo-architecture to allow objects to be compatible with the subset of // armv4t and armv6-m. This value should never be stored in object files. TAG_CPU_ARCH_V4T_PLUS_V6_M = (MAX_TAG_CPU_ARCH + 1) diff --git a/gas/config/tc-arm.c b/gas/config/tc-arm.c index 392ae8d761d..3ff29542411 100644 --- a/gas/config/tc-arm.c +++ b/gas/config/tc-arm.c @@ -32100,26 +32100,26 @@ static const cpu_arch_ver_table cpu_arch_ver[] = {TAG_CPU_ARCH_V7, ARM_ARCH_V7M}, {TAG_CPU_ARCH_V7, ARM_ARCH_V7VE}, {TAG_CPU_ARCH_V7E_M, ARM_ARCH_V7EM}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8A}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_1A}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_2A}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_3A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_1A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_2A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_3A}, {TAG_CPU_ARCH_V8M_BASE, ARM_ARCH_V8M_BASE}, {TAG_CPU_ARCH_V8M_MAIN, ARM_ARCH_V8M_MAIN}, {TAG_CPU_ARCH_V8R, ARM_ARCH_V8R}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_4A}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_5A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_4A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_5A}, {TAG_CPU_ARCH_V8_1M_MAIN, ARM_ARCH_V8_1M_MAIN}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_6A}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_7A}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_8A}, - {TAG_CPU_ARCH_V8, ARM_ARCH_V8_9A}, - {TAG_CPU_ARCH_V9, ARM_ARCH_V9A}, - {TAG_CPU_ARCH_V9, ARM_ARCH_V9_1A}, - {TAG_CPU_ARCH_V9, ARM_ARCH_V9_2A}, - {TAG_CPU_ARCH_V9, ARM_ARCH_V9_3A}, - {TAG_CPU_ARCH_V9, ARM_ARCH_V9_4A}, - {TAG_CPU_ARCH_V9, ARM_ARCH_V9_5A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_6A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_7A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_8A}, + {TAG_CPU_ARCH_V8A, ARM_ARCH_V8_9A}, + {TAG_CPU_ARCH_V9A, ARM_ARCH_V9A}, + {TAG_CPU_ARCH_V9A, ARM_ARCH_V9_1A}, + {TAG_CPU_ARCH_V9A, ARM_ARCH_V9_2A}, + {TAG_CPU_ARCH_V9A, ARM_ARCH_V9_3A}, + {TAG_CPU_ARCH_V9A, ARM_ARCH_V9_4A}, + {TAG_CPU_ARCH_V9A, ARM_ARCH_V9_5A}, {-1, ARM_ARCH_NONE} }; @@ -32207,9 +32207,9 @@ get_aeabi_cpu_arch_from_fset (const arm_feature_set *arch_ext_fset, if (ARM_FEATURE_EQUAL (*arch_ext_fset, arm_arch_any)) { /* Force revisiting of decision for each new architecture. */ - gas_assert (MAX_TAG_CPU_ARCH <= TAG_CPU_ARCH_V9); + gas_assert (MAX_TAG_CPU_ARCH <= TAG_CPU_ARCH_V9A); *profile = 'A'; - return TAG_CPU_ARCH_V9; + return TAG_CPU_ARCH_V9A; } ARM_CLEAR_FEATURE (arch_fset, *arch_ext_fset, *ext_fset); @@ -32485,7 +32485,7 @@ aeabi_set_public_attributes (void) by the base architecture. For new architectures we will have to check these tests. */ - gas_assert (arch <= TAG_CPU_ARCH_V9); + gas_assert (arch <= TAG_CPU_ARCH_V9A); if (ARM_CPU_HAS_FEATURE (flags, arm_ext_v8) || ARM_CPU_HAS_FEATURE (flags, arm_ext_v8m)) aeabi_set_attribute_int (Tag_DIV_use, 0); diff --git a/gold/arm.cc b/gold/arm.cc index b2a73d67291..86abd6de0ad 100644 --- a/gold/arm.cc +++ b/gold/arm.cc @@ -11065,21 +11065,21 @@ Target_arm::tag_cpu_arch_combine( }; static const int v8[] = { - T(V8), // PRE_V4. - T(V8), // V4. - T(V8), // V4T. - T(V8), // V5T. - T(V8), // V5TE. - T(V8), // V5TEJ. - T(V8), // V6. - T(V8), // V6KZ. - T(V8), // V6T2. - T(V8), // V6K. - T(V8), // V7. - T(V8), // V6_M. - T(V8), // V6S_M. - T(V8), // V7E_M. - T(V8) // V8. + T(V8A), // PRE_V4. + T(V8A), // V4. + T(V8A), // V4T. + T(V8A), // V5T. + T(V8A), // V5TE. + T(V8A), // V5TEJ. + T(V8A), // V6. + T(V8A), // V6KZ. + T(V8A), // V6T2. + T(V8A), // V6K. + T(V8A), // V7. + T(V8A), // V6_M. + T(V8A), // V6S_M. + T(V8A), // V7E_M. + T(V8A) // V8. }; static const int v4t_plus_v6_m[] = { @@ -11097,7 +11097,7 @@ Target_arm::tag_cpu_arch_combine( T(V6_M), // V6_M. T(V6S_M), // V6S_M. T(V7E_M), // V7E_M. - T(V8), // V8. + T(V8A), // V8. T(V4T_PLUS_V6_M) // V4T plus V6_M. }; static const int* comb[] = diff --git a/include/elf/arm.h b/include/elf/arm.h index 091eea5d5d8..2b7af723968 100644 --- a/include/elf/arm.h +++ b/include/elf/arm.h @@ -108,16 +108,16 @@ #define TAG_CPU_ARCH_V6_M 11 #define TAG_CPU_ARCH_V6S_M 12 #define TAG_CPU_ARCH_V7E_M 13 -#define TAG_CPU_ARCH_V8 14 +#define TAG_CPU_ARCH_V8A 14 #define TAG_CPU_ARCH_V8R 15 #define TAG_CPU_ARCH_V8M_BASE 16 #define TAG_CPU_ARCH_V8M_MAIN 17 -#define TAG_CPU_ARCH_8_1A 18 -#define TAG_CPU_ARCH_8_2A 19 -#define TAG_CPU_ARCH_8_3A 20 +#define TAG_CPU_ARCH_V8_1A 18 +#define TAG_CPU_ARCH_V8_2A 19 +#define TAG_CPU_ARCH_V8_3A 20 #define TAG_CPU_ARCH_V8_1M_MAIN 21 -#define TAG_CPU_ARCH_V9 22 -#define MAX_TAG_CPU_ARCH TAG_CPU_ARCH_V9 +#define TAG_CPU_ARCH_V9A 22 +#define MAX_TAG_CPU_ARCH TAG_CPU_ARCH_V9A /* Pseudo-architecture to allow objects to be compatible with the subset of armv4t and armv6-m. This value should never be stored in object files. */ #define TAG_CPU_ARCH_V4T_PLUS_V6_M (MAX_TAG_CPU_ARCH + 1) diff --git a/opcodes/arm-dis.c b/opcodes/arm-dis.c index aa8167d37e7..ef4d3835d95 100644 --- a/opcodes/arm-dis.c +++ b/opcodes/arm-dis.c @@ -12301,7 +12301,7 @@ select_arm_features (unsigned long mach, case bfd_mach_arm_6M: ARM_SET_FEATURES (ARM_ARCH_V6M); break; case bfd_mach_arm_6SM: ARM_SET_FEATURES (ARM_ARCH_V6SM); break; case bfd_mach_arm_7EM: ARM_SET_FEATURES (ARM_ARCH_V7EM); break; - case bfd_mach_arm_8: + case bfd_mach_arm_8A: { /* Add bits for extensions that Armv8.6-A recognizes. */ arm_feature_set armv8_6_ext_fset @@ -12320,7 +12320,7 @@ select_arm_features (unsigned long mach, ARM_MERGE_FEATURE_SETS (arch_fset, arch_fset, mve_all); force_thumb = 1; break; - case bfd_mach_arm_9: ARM_SET_FEATURES (ARM_ARCH_V9A); break; + case bfd_mach_arm_9A: ARM_SET_FEATURES (ARM_ARCH_V9A); break; /* If the machine type is unknown allow all architecture types and all extensions, with the exception of MVE as that clashes with NEON. */ case bfd_mach_arm_unknown: