From patchwork Wed Nov 20 08:30:39 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kito Cheng X-Patchwork-Id: 101570 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 841A63858CD1 for ; Wed, 20 Nov 2024 08:31:49 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 841A63858CD1 Authentication-Results: sourceware.org; dkim=pass (2048-bit key, unprotected) header.d=sifive.com header.i=@sifive.com header.a=rsa-sha256 header.s=google header.b=UNsmJv// X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from mail-pg1-x531.google.com (mail-pg1-x531.google.com [IPv6:2607:f8b0:4864:20::531]) by sourceware.org (Postfix) with ESMTPS id 761AA3858D26 for ; Wed, 20 Nov 2024 08:30:47 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 761AA3858D26 Authentication-Results: sourceware.org; dmarc=pass (p=reject dis=none) header.from=sifive.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=sifive.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 761AA3858D26 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2607:f8b0:4864:20::531 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1732091447; cv=none; b=Wy9vO2bGwEvRUAoOBzek1qXq7jA/h29P8CLitRADJPzV8riiE/0apYCPjwe7lLOYPSwO8GJgvFVkLGfoC6nU28Sn5I5e1RruKHAyjW5tcqQwO+FOFZGTVDYcTs/wjl+8Qm/Q0HOCNSbn4VYkgdOFCkeOr+Zx0yN7fhLhO0Zgcu8= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1732091447; c=relaxed/simple; bh=+ecH1mpcu3kfve3pN34N6qnSASKtt1SavJQvt4/fy14=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=Yd3BeuaccSAmZf4AE1jmY36JHrd3HnJ4qMvJtYbgpU/obzveDc3nCp7skMmqFAUsd+TnwTVVoqw3q0GBj0jQCEHJsa0YaaBbn9pXWTXGbpSBeL++vSZuo996Efwyvm25WNLucg3hrIS0Bl+3l60NPthJmSsUsd1jt/u1t/XwiAA= ARC-Authentication-Results: i=1; server2.sourceware.org DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 761AA3858D26 Received: by mail-pg1-x531.google.com with SMTP id 41be03b00d2f7-7ea7e2ff5ceso4854812a12.2 for ; Wed, 20 Nov 2024 00:30:47 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; t=1732091446; x=1732696246; darn=sourceware.org; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:from:to:cc:subject:date:message-id:reply-to; bh=zuJlpCx5P5chZNl31uMlH/igZ7M2kQIslnldMS5SOjI=; b=UNsmJv//M0ssYBMbUToxvsl3epajfXY2l0YpnilXab74jkbvZ7xJU5xuHD4MuMa1Jv rrgvlmrla2IKtyusNV+T7CroVih2Vbs/3f8GOo7jfI6NymzYLyArUecoQUIu8OxzlsTr ZSntsQWfOBzGLT9AgraJPDiTjDYZo+lWp6kstyRyfY01b1r262CiqVTclu8Hq4ADHX7E XNjab/pkldIShhm2G5Ou5qvtb1S8Af9ogsrBP57s1lRcNU0DoNFEvA/W51C+huMNR1lB lkPB8/n+0RJJMigo9ZdmmoFuGY0a/Y23cPntAnVVLCBLjavP/15ImEd2YPTMUmU2VZF5 bBcg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1732091446; x=1732696246; h=content-transfer-encoding:mime-version:message-id:date:subject:cc :to:from:x-gm-message-state:from:to:cc:subject:date:message-id :reply-to; bh=zuJlpCx5P5chZNl31uMlH/igZ7M2kQIslnldMS5SOjI=; b=WGWRKv/7Xi3IfJ5P+D1dRA/nWzYMtO0MrzHDh6/F1moJdgZNl50slKHTRYNKMSAXKQ QKLqDgkqKrG5huG5RyfdOOCf9aA6a82Sp3q+F7kwusET7kFsv/N6hlwnTQ17UMXIIIcD Bk0g+PiMa7Z+xu36rRiDjgtIHapNSwC3cu6AoIoHEsI2Kd11UNMsxO+UgcJNwEi9zZMf xEnNbrXtwPrafEpnpesbI4kykowzuvaeKNLj91BizfxhmdnN9BYCNTFa0UncRxWKTsjx a9/5ruGPjxLeKpDxJll9FrzCM28uUHHXfJIzdFV2vYjdG/H0sjj6jAbOlzwzzBlqpSlH nL7w== X-Gm-Message-State: AOJu0Yw7HQGcJSNU5BKgvUJbAAxdMNb+u4I9uOpNHps5tjs+uVatJs46 njEcWQTxPBjuHLTyJgL9X1i+Bp6hBHmymjCa6R3LJ08aZUNQKjPDI5fGhFh3sWCBm9ulJFD6JDu OJFQKKefw1xMyUrklIwBKbzMvmOx3yXudDu1q+PUxA3L0/nRqEfX91aem3rHwal00eoSvRpaAps LuObAUJ2U8XGg33eyFFN1dBB0YFrPuEBHGiXHGkO7m X-Google-Smtp-Source: AGHT+IHFXwaDFFDNEyo1xBvBRZp8rfNHv4vfIohklblBpS7ZB9NWrOSGp5CR08qmvhq8lYw18FdAUg== X-Received: by 2002:a05:6a20:394e:b0:1db:d738:f2ff with SMTP id adf61e73a8af0-1ddae00ac8cmr2975777637.2.1732091445479; Wed, 20 Nov 2024 00:30:45 -0800 (PST) Received: from hsinchu18.internal.sifive.com (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89]) by smtp.gmail.com with ESMTPSA id d9443c01a7336-21253806c73sm25178305ad.157.2024.11.20.00.30.44 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Nov 2024 00:30:44 -0800 (PST) From: Kito Cheng To: binutils@sourceware.org, kito.cheng@gmail.com, nelson@rivosinc.com Cc: Nelson Chu , Kito Cheng Subject: [PATCH] RISC-V: Support SiFive extensions: xsfvqmaccdod, xsfvqmaccqoq and xsfvfnrclipxfqf Date: Wed, 20 Nov 2024 16:30:39 +0800 Message-Id: <20241120083039.269555-1-kito.cheng@sifive.com> X-Mailer: git-send-email 2.34.1 MIME-Version: 1.0 X-Spam-Status: No, score=-12.8 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces~patchwork=sourceware.org@sourceware.org From: Nelson Chu Those SiFive extensions have been published on the web for a while, and we plan to implement intrinsics in GCC for those instructions soon. NOTE: The original patch was written by Nelson when he was still working at SiFive, and Kito rebased it to the trunk. Therefore, I kept the author as Nelson with his SiFive email. Document links: xsfvqmaccdod: https://www.sifive.com/document-file/sifive-int8-matrix-multiplication-extensions-specification xsfvqmaccqoq: https://www.sifive.com/document-file/sifive-int8-matrix-multiplication-extensions-specification xsfvfnrclipxfqf: https://www.sifive.com/document-file/fp32-to-int8-ranged-clip-instructions Co-authored-by: Kito Cheng --- bfd/elfxx-riscv.c | 14 +++++++++++ gas/NEWS | 5 ++-- gas/testsuite/gas/riscv/march-help.l | 3 +++ .../gas/riscv/march-imply-xsfvfnrclipxfqf.d | 6 +++++ .../gas/riscv/march-imply-xsfvqmaccdod.d | 6 +++++ .../gas/riscv/march-imply-xsfvqmaccqoq.d | 6 +++++ gas/testsuite/gas/riscv/sifive-insns.d | 10 ++++++++ gas/testsuite/gas/riscv/sifive-insns.s | 25 +++++++++++++++++++ include/opcode/riscv-opc.h | 22 ++++++++++++++++ include/opcode/riscv.h | 3 +++ opcodes/riscv-opc.c | 14 +++++++++++ 11 files changed, 112 insertions(+), 2 deletions(-) create mode 100644 gas/testsuite/gas/riscv/march-imply-xsfvfnrclipxfqf.d create mode 100644 gas/testsuite/gas/riscv/march-imply-xsfvqmaccdod.d create mode 100644 gas/testsuite/gas/riscv/march-imply-xsfvqmaccqoq.d diff --git a/bfd/elfxx-riscv.c b/bfd/elfxx-riscv.c index 701c7242920..45da83e6926 100644 --- a/bfd/elfxx-riscv.c +++ b/bfd/elfxx-riscv.c @@ -1187,6 +1187,11 @@ static struct riscv_implicit_subset riscv_implicit_subsets[] = {"a", "+zaamo,+zalrsc", check_implicit_always}, {"xsfvcp", "+zve32x", check_implicit_always}, + {"xsfvqmaccqoq", "+zve32x,+zvl256b", check_implicit_always}, + {"xsfvqmaccqoq", "+zvl256b", check_implicit_always}, + {"xsfvqmaccdod", "+zve32x,+zvl128b", check_implicit_always}, + {"xsfvfnrclipxfqf", "+zve32f", check_implicit_always}, + {"v", "+zve64d,+zvl128b", check_implicit_always}, {"zvfh", "+zvfhmin,+zfhmin", check_implicit_always}, {"zvfhmin", "+zve32f", check_implicit_always}, @@ -1493,6 +1498,9 @@ static struct riscv_supported_ext riscv_supported_vendor_x_ext[] = {"xventanacondops", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, {"xsfvcp", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, {"xsfcease", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 }, + {"xsfvqmaccqoq", ISA_SPEC_CLASS_DRAFT, 1, 0, 0}, + {"xsfvqmaccdod", ISA_SPEC_CLASS_DRAFT, 1, 0, 0}, + {"xsfvfnrclipxfqf", ISA_SPEC_CLASS_DRAFT, 1, 0, 0}, {NULL, 0, 0, 0, 0} }; @@ -2776,6 +2784,12 @@ riscv_multi_subset_supports (riscv_parse_subset_t *rps, return riscv_subset_supports (rps, "xsfvcp"); case INSN_CLASS_XSFCEASE: return riscv_subset_supports (rps, "xsfcease"); + case INSN_CLASS_XSFVQMACCQOQ: + return riscv_subset_supports (rps, "xsfvqmaccqoq"); + case INSN_CLASS_XSFVQMACCDOD: + return riscv_subset_supports (rps, "xsfvqmaccdod"); + case INSN_CLASS_XSFVFNRCLIPXFQF: + return riscv_subset_supports (rps, "xsfvfnrclipxfqf"); default: rps->error_handler (_("internal: unreachable INSN_CLASS_*")); diff --git a/gas/NEWS b/gas/NEWS index 67ca298d11e..d4143da39c4 100644 --- a/gas/NEWS +++ b/gas/NEWS @@ -6,8 +6,9 @@ * On x86 emulation support (for secondary targets) was dropped. -* Add support for RISC-V Zcmp (cm.mva01s, cm.mvsa01), Smrnmi and CORE-V - (xcvbitmanip, xcvsimd) extensions with version 1.0. +* Add support for RISC-V Zcmp (cm.mva01s, cm.mvsa01), Smrnmi, CORE-V + (xcvbitmanip, xcvsimd) extensions with version 1.0 and more SiFive + extensions (xsfvqmaccdod, xsfvqmaccqoq and xsfvfnrclipxfqf). Changes in 2.43: diff --git a/gas/testsuite/gas/riscv/march-help.l b/gas/testsuite/gas/riscv/march-help.l index 4234b05598f..71cccb77102 100644 --- a/gas/testsuite/gas/riscv/march-help.l +++ b/gas/testsuite/gas/riscv/march-help.l @@ -157,3 +157,6 @@ All available -march extensions for RISC-V: xventanacondops 1.0 xsfvcp 1.0 xsfcease 1.0 + xsfvqmaccqoq 1.0 + xsfvqmaccdod 1.0 + xsfvfnrclipxfqf 1.0 diff --git a/gas/testsuite/gas/riscv/march-imply-xsfvfnrclipxfqf.d b/gas/testsuite/gas/riscv/march-imply-xsfvfnrclipxfqf.d new file mode 100644 index 00000000000..e77fee0298c --- /dev/null +++ b/gas/testsuite/gas/riscv/march-imply-xsfvfnrclipxfqf.d @@ -0,0 +1,6 @@ +#as: -march=rv32i_xsfvfnrclipxfqf -march-attr -misa-spec=20191213 +#readelf: -A +#source: empty.s +Attribute Section: riscv +File Attributes + Tag_RISCV_arch: "rv32i2p1_f2p2_zicsr2p0_zve32f1p0_zve32x1p0_zvl32b1p0_xsfvfnrclipxfqf1p0" diff --git a/gas/testsuite/gas/riscv/march-imply-xsfvqmaccdod.d b/gas/testsuite/gas/riscv/march-imply-xsfvqmaccdod.d new file mode 100644 index 00000000000..47e91f89367 --- /dev/null +++ b/gas/testsuite/gas/riscv/march-imply-xsfvqmaccdod.d @@ -0,0 +1,6 @@ +#as: -march=rv32i_xsfvqmaccdod -march-attr -misa-spec=20191213 +#readelf: -A +#source: empty.s +Attribute Section: riscv +File Attributes + Tag_RISCV_arch: "rv32i2p1_zicsr2p0_zve32x1p0_zvl128b1p0_zvl32b1p0_zvl64b1p0_xsfvqmaccdod1p0" diff --git a/gas/testsuite/gas/riscv/march-imply-xsfvqmaccqoq.d b/gas/testsuite/gas/riscv/march-imply-xsfvqmaccqoq.d new file mode 100644 index 00000000000..784a8acd09d --- /dev/null +++ b/gas/testsuite/gas/riscv/march-imply-xsfvqmaccqoq.d @@ -0,0 +1,6 @@ +#as: -march=rv32i_xsfvqmaccqoq -march-attr -misa-spec=20191213 +#readelf: -A +#source: empty.s +Attribute Section: riscv +File Attributes + Tag_RISCV_arch: "rv32i2p1_zicsr2p0_zve32x1p0_zvl128b1p0_zvl256b1p0_zvl32b1p0_zvl64b1p0_xsfvqmaccqoq1p0" diff --git a/gas/testsuite/gas/riscv/sifive-insns.d b/gas/testsuite/gas/riscv/sifive-insns.d index 610f62588b3..d1917b47056 100644 --- a/gas/testsuite/gas/riscv/sifive-insns.d +++ b/gas/testsuite/gas/riscv/sifive-insns.d @@ -36,3 +36,13 @@ Disassembly of section .text: [ ]+[0-9a-f]+:[ ]+fc27b05b[ ]+sf.vc.v.ivw[ ]+0x3,v0,v2,15 [ ]+[0-9a-f]+:[ ]+fc25d05b[ ]+sf.vc.v.fvw[ ]+0x1,v0,v2,fa1 [ ]+[0-9a-f]+:[ ]+30500073[ ]+sf.cease +[ ]+[0-9a-f]+:[ ]+f2c4225b[ ]+sf.vqmaccu.4x8x4[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+f6c4225b[ ]+sf.vqmacc.4x8x4[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+fac4225b[ ]+sf.vqmaccus.4x8x4[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+fec4225b[ ]+sf.vqmaccsu.4x8x4[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+b2c4225b[ ]+sf.vqmaccu.2x8x2[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+b6c4225b[ ]+sf.vqmacc.2x8x2[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+bac4225b[ ]+sf.vqmaccus.2x8x2[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+bec4225b[ ]+sf.vqmaccsu.2x8x2[ ]+v4,v8,v12 +[ ]+[0-9a-f]+:[ ]+8a86525b[ ]+sf.vfnrclip.xu.f.qf[ ]+v4,v8,fa2 +[ ]+[0-9a-f]+:[ ]+8e86525b[ ]+sf.vfnrclip.x.f.qf[ ]+v4,v8,fa2 diff --git a/gas/testsuite/gas/riscv/sifive-insns.s b/gas/testsuite/gas/riscv/sifive-insns.s index cdf90c1b3ba..5005fb3b128 100644 --- a/gas/testsuite/gas/riscv/sifive-insns.s +++ b/gas/testsuite/gas/riscv/sifive-insns.s @@ -37,3 +37,28 @@ .option arch, +xsfcease1p0 sf.cease .option pop + + # xsfvqmaccqoq + .option push + .option arch, +xsfvqmaccqoq + sf.vqmaccu.4x8x4 v4, v8, v12 + sf.vqmacc.4x8x4 v4, v8, v12 + sf.vqmaccus.4x8x4 v4, v8, v12 + sf.vqmaccsu.4x8x4 v4, v8, v12 + .option pop + + # xsfvqmaccdod + .option push + .option arch, +xsfvqmaccdod + sf.vqmaccu.2x8x2 v4, v8, v12 + sf.vqmacc.2x8x2 v4, v8, v12 + sf.vqmaccus.2x8x2 v4, v8, v12 + sf.vqmaccsu.2x8x2 v4, v8, v12 + .option pop + + # xsfvfnrclipxfqf + .option push + .option arch, +xsfvfnrclipxfqf + sf.vfnrclip.xu.f.qf v4, v8, f12 + sf.vfnrclip.x.f.qf v4, v8, f12 + .option pop diff --git a/include/opcode/riscv-opc.h b/include/opcode/riscv-opc.h index 8165686817b..253148b50be 100644 --- a/include/opcode/riscv-opc.h +++ b/include/opcode/riscv-opc.h @@ -3745,6 +3745,28 @@ /* Vendor-specific (SiFive) cease instruction. */ #define MATCH_SF_CEASE 0x30500073 #define MASK_SF_CEASE 0xffffffff +/* SiFive custom int8 matrix-multiply instruction. */ +#define MATCH_SFVQMACCU4X8X4 0xf200205b +#define MASK_SFVQMACCU4X8X4 0xfe00707f +#define MATCH_SFVQMACC4X8X4 0xf600205b +#define MASK_SFVQMACC4X8X4 0xfe00707f +#define MATCH_SFVQMACCUS4X8X4 0xfa00205b +#define MASK_SFVQMACCUS4X8X4 0xfe00707f +#define MATCH_SFVQMACCSU4X8X4 0xfe00205b +#define MASK_SFVQMACCSU4X8X4 0xfe00707f +#define MATCH_SFVQMACCU2X8X2 0xb200205b +#define MASK_SFVQMACCU2X8X2 0xfe00707f +#define MATCH_SFVQMACC2X8X2 0xb600205b +#define MASK_SFVQMACC2X8X2 0xfe00707f +#define MATCH_SFVQMACCUS2X8X2 0xba00205b +#define MASK_SFVQMACCUS2X8X2 0xfe00707f +#define MATCH_SFVQMACCSU2X8X2 0xbe00205b +#define MASK_SFVQMACCSU2X8X2 0xfe00707f +/* FP32-to-int8 Ranged Clip Instructions (Xsfvfnrclipxfqf). */ +#define MATCH_SFVFNRCLIPXUFQF 0x8a00505b +#define MASK_SFVFNRCLIPXUFQF 0xfe00707f +#define MATCH_SFVFNRCLIPXFQF 0x8e00505b +#define MASK_SFVFNRCLIPXFQF 0xfe00707f /* Unprivileged Counter/Timers CSR addresses. */ #define CSR_CYCLE 0xc00 #define CSR_TIME 0xc01 diff --git a/include/opcode/riscv.h b/include/opcode/riscv.h index 5e5131e2d40..fedfdd24468 100644 --- a/include/opcode/riscv.h +++ b/include/opcode/riscv.h @@ -554,6 +554,9 @@ enum riscv_insn_class INSN_CLASS_XVENTANACONDOPS, INSN_CLASS_XSFVCP, INSN_CLASS_XSFCEASE, + INSN_CLASS_XSFVQMACCQOQ, + INSN_CLASS_XSFVQMACCDOD, + INSN_CLASS_XSFVFNRCLIPXFQF, }; /* This structure holds information for a particular instruction. */ diff --git a/opcodes/riscv-opc.c b/opcodes/riscv-opc.c index 787beb7c029..200fe26d292 100644 --- a/opcodes/riscv-opc.c +++ b/opcodes/riscv-opc.c @@ -3449,6 +3449,20 @@ const struct riscv_opcode riscv_opcodes[] = /* Vendor-specific (SiFive) cease instruction. */ {"sf.cease", 0, INSN_CLASS_XSFCEASE, "", MATCH_SF_CEASE, MASK_SF_CEASE, match_opcode, 0 }, +/* SiFive custom int8 matrix-multiply instructions. */ +{"sf.vqmaccu.4x8x4", 0, INSN_CLASS_XSFVQMACCQOQ, "Vd,Vs,Vt", MATCH_SFVQMACCU4X8X4, MASK_SFVQMACCU4X8X4, match_opcode, 0}, +{"sf.vqmacc.4x8x4", 0, INSN_CLASS_XSFVQMACCQOQ, "Vd,Vs,Vt", MATCH_SFVQMACC4X8X4, MASK_SFVQMACC4X8X4, match_opcode, 0}, +{"sf.vqmaccus.4x8x4", 0, INSN_CLASS_XSFVQMACCQOQ, "Vd,Vs,Vt", MATCH_SFVQMACCUS4X8X4, MASK_SFVQMACCUS4X8X4, match_opcode, 0}, +{"sf.vqmaccsu.4x8x4", 0, INSN_CLASS_XSFVQMACCQOQ, "Vd,Vs,Vt", MATCH_SFVQMACCSU4X8X4, MASK_SFVQMACCSU4X8X4, match_opcode, 0}, +{"sf.vqmaccu.2x8x2", 0, INSN_CLASS_XSFVQMACCDOD, "Vd,Vs,Vt", MATCH_SFVQMACCU2X8X2, MASK_SFVQMACCU2X8X2, match_opcode, 0}, +{"sf.vqmacc.2x8x2", 0, INSN_CLASS_XSFVQMACCDOD, "Vd,Vs,Vt", MATCH_SFVQMACC2X8X2, MASK_SFVQMACC2X8X2, match_opcode, 0}, +{"sf.vqmaccus.2x8x2", 0, INSN_CLASS_XSFVQMACCDOD, "Vd,Vs,Vt", MATCH_SFVQMACCUS2X8X2, MASK_SFVQMACCUS2X8X2, match_opcode, 0}, +{"sf.vqmaccsu.2x8x2", 0, INSN_CLASS_XSFVQMACCDOD, "Vd,Vs,Vt", MATCH_SFVQMACCSU2X8X2, MASK_SFVQMACCSU2X8X2, match_opcode, 0}, + +/* SiFive FP32-to-int8 ranged clip instructions (Xsfvfnrclipxfqf). */ +{"sf.vfnrclip.xu.f.qf", 0, INSN_CLASS_XSFVFNRCLIPXFQF, "Vd,Vt,S", MATCH_SFVFNRCLIPXUFQF, MASK_SFVFNRCLIPXUFQF, match_opcode, 0}, +{"sf.vfnrclip.x.f.qf", 0, INSN_CLASS_XSFVFNRCLIPXFQF, "Vd,Vt,S", MATCH_SFVFNRCLIPXFQF, MASK_SFVFNRCLIPXFQF, match_opcode, 0}, + /* Terminate the list. */ {0, 0, INSN_CLASS_NONE, 0, 0, 0, 0, 0} };