From patchwork Wed May 22 10:11:16 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Saurabh Jha X-Patchwork-Id: 90680 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 93DAD384F4B9 for ; Wed, 22 May 2024 10:12:08 +0000 (GMT) X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from EUR04-DB3-obe.outbound.protection.outlook.com (mail-db3eur04on2049.outbound.protection.outlook.com [40.107.6.49]) by sourceware.org (Postfix) with ESMTPS id 2D84A3865474 for ; Wed, 22 May 2024 10:11:37 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 2D84A3865474 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 2D84A3865474 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.6.49 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1716372700; cv=pass; b=EPFUu54Ap9k4GGCA1I0q443QQjoJvUylIbavfsQQPyZgEo+Odom9PDkCTiGlcpdjYUn2XPewscZ5SRUc7nR5IRa3XZhHD8cBdcu64kvhP6GEOuCjdHVnRJoNKWGedZasj2/+m02jpir970fiO8tZVHSZfUOMkRmSbuduYJDUuCU= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1716372700; c=relaxed/simple; bh=JbYDZLCfdxnQasqI1d8dFEMqi/7dfcox8tWm3gN1PSM=; h=DKIM-Signature:DKIM-Signature:Message-ID:Date:To:From:Subject: MIME-Version; b=su9loTJFWeJJrzFgvgtvE/SgE/B3kx5ubaAg0Bo0lbUMDvpUjfutDalDHg2HgW3RwDyBQgQxJfkucgF6W5kHA4Z6W41ckx7F98QKbSvL81f2kxbQVTpTTOCaZXEVdhPnLOhUtVqLMRWWP94qItrTA2LyLq03wK6umYhqNYm8h+s= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=T351NdAb45Y3Sk6H2vym/hUfkx6ZQeqgllRXxb0jaVWDWl9x+7dXkxirlQZrK8gK5LoHkStMW2mfDhhVOh5j4te+DKPNLsqWaD3/72HmCBEV7dUheYiJpSShQ+2eK0Xuptkdid9flRN4spfzklsHrHCyUKyo6BpZgOAhRifk3k9tir+I+Fc2Z68/ms9ndqB1S/qOA9gSa4HtmpE6Pu3kqm2rXAbjB30ethbOl4dXumjQ5fUCN3pnPUS8IjzXIYfTjdlL70hLtJFKkLTFjsr2ll3E4zJW5a6+JRaN4+OrPQL5CGsH8jtndIxOHLn+6wNOLqL5VEQo8gyNm2JFsg1w6w== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JbYDZLCfdxnQasqI1d8dFEMqi/7dfcox8tWm3gN1PSM=; b=ocaDrK8YLuB1xskvOU2XMYPKRQ1FnAe1icWE8uAeumsR7BWIH5QbiKm5aPoAZTXA8ca8UT1NOITwPezs/tJOY3i56b8UPOyaqjzE3q1jnlRaLTbiNh+dGraWQnLEG24+RbcNqQuMvI942VqWDyjVO6H1xochrApggAoT3Yg6uown/8NfP2mH8J0I9yDWib58gWWASmXpaNrZ9ogYE2zHgLazJH2xwNZlgBqgFz18f58Za9HkM/y027i64OhQPedHOq/vCeURspLSInGd/F0jzWI219AVcK2U8l8ojwVRbSLBSj4hCkv3rtT3saNbhtkqxfFvCpa3eBZziw7z4WSpqQ== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JbYDZLCfdxnQasqI1d8dFEMqi/7dfcox8tWm3gN1PSM=; b=ZwHjT1SAMyD4Jz2kxhH34K6v3gbeAp6kUKvq7JVsYbWLDaSO+/3Fj5RSaYvyMlkz1CLyLXlvSFh1ZmcCrSKNOBrLeB3YFMi5PfQgCbLA+9ZiYciMeYRQExuvSC7KQ1ZpXtEfoDYCexIYxCI7In1qL4ulBx08f71oCIq2abR0uJ8= Received: from AS9P194CA0029.EURP194.PROD.OUTLOOK.COM (2603:10a6:20b:46d::35) by PAVPR08MB9556.eurprd08.prod.outlook.com (2603:10a6:102:311::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7611.19; Wed, 22 May 2024 10:11:28 +0000 Received: from AM2PEPF0001C716.eurprd05.prod.outlook.com (2603:10a6:20b:46d:cafe::83) by AS9P194CA0029.outlook.office365.com (2603:10a6:20b:46d::35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7611.19 via Frontend Transport; Wed, 22 May 2024 10:11:28 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM2PEPF0001C716.mail.protection.outlook.com (10.167.16.186) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.7611.14 via Frontend Transport; Wed, 22 May 2024 10:11:28 +0000 Received: ("Tessian outbound 88f9d942bd3d:v327"); Wed, 22 May 2024 10:11:28 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 06e334ca16e1d539 X-CR-MTA-TID: 64aa7808 Received: from ee28f13ad8cf.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 384C48FC-8966-4004-99F2-1E6FF11BF3A7.1; Wed, 22 May 2024 10:11:21 +0000 Received: from EUR01-DB5-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id ee28f13ad8cf.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Wed, 22 May 2024 10:11:21 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GmQ0g9QiM2Ju2cnhxifY1JJB2fIwx2RmVh8oLRIWCEzklb6QLH85N4UtidOb+Srd7hAwgjYGmxBfeHpraGPJByb9RglDO6lnTQT+v9C+ITM9Q5J0pQBEg6tEIW0+8RIczOPA7hW+Lql233cXiEh0Gu1wO6/wvHn+b7O4///DnF1MlRZ9sBNougoSPw3pQ3gGouocq6O+6oUWnIbBgD+oaxk6At5zA3jWwKMcC9uNtLWwq+9I3C8lb0xt3yNCwhIj5kelOkZnfNHdD8L3IRfd1ctwyaAxPg2QR9VQvvLDtsqQqYr/wEmBO/Q9q0DEcepAARFTL3EuV+V96Vslo14YoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=JbYDZLCfdxnQasqI1d8dFEMqi/7dfcox8tWm3gN1PSM=; b=ePl2/i8YNyZdcBZgWKCQm254XGV+AzFtgwTbEYpZOF8wSl+5GglCogku0X3VaWsH1WTayJX/o6bHtTQj3VlsNeKYvC29gZdYPyv32ptP+8+9d3HOc4daRKrF2b3FHob1UC04XgMafQ5uimbI4pObkWDKIeN5k2iy+Cje9oJJUnZQQHOA3TJUz3XpXkQiMpygd+++R6EWv740WjXgBtGXyamsQ2nSUVJ4CRHZtqp+qqPd9sEa/L//XLJVNmR0kZcKA9LESUNXDZ7PITlacaJrLwGcBu4eivfNNPjLXH06+1yR4yuiU2skI2ZWzf/d8xOM7aaYhjKkutDt9w+uNZ0z5w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=JbYDZLCfdxnQasqI1d8dFEMqi/7dfcox8tWm3gN1PSM=; b=ZwHjT1SAMyD4Jz2kxhH34K6v3gbeAp6kUKvq7JVsYbWLDaSO+/3Fj5RSaYvyMlkz1CLyLXlvSFh1ZmcCrSKNOBrLeB3YFMi5PfQgCbLA+9ZiYciMeYRQExuvSC7KQ1ZpXtEfoDYCexIYxCI7In1qL4ulBx08f71oCIq2abR0uJ8= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from DBBPR08MB6091.eurprd08.prod.outlook.com (2603:10a6:10:1f4::5) by DB9PR08MB6634.eurprd08.prod.outlook.com (2603:10a6:10:23f::5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7587.36; Wed, 22 May 2024 10:11:20 +0000 Received: from DBBPR08MB6091.eurprd08.prod.outlook.com ([fe80::15a1:f211:5d1c:b271]) by DBBPR08MB6091.eurprd08.prod.outlook.com ([fe80::15a1:f211:5d1c:b271%4]) with mapi id 15.20.7587.035; Wed, 22 May 2024 10:11:20 +0000 Message-ID: <75709feb-dcf4-4088-ab0a-6cc0b4e32a9b@arm.com> Date: Wed, 22 May 2024 11:11:16 +0100 User-Agent: Mozilla Thunderbird Content-Language: en-US To: binutils@sourceware.org, Richard Earnshaw From: Saurabh Jha Subject: [PATCH v5 2a/2] gas, aarch64: Add SVE2 lut extension generated files X-ClientProxiedBy: LO2P265CA0082.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:8::22) To DBBPR08MB6091.eurprd08.prod.outlook.com (2603:10a6:10:1f4::5) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: DBBPR08MB6091:EE_|DB9PR08MB6634:EE_|AM2PEPF0001C716:EE_|PAVPR08MB9556:EE_ X-MS-Office365-Filtering-Correlation-Id: 24f7f80e-6893-4568-346c-08dc7a478bd1 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0;ARA:13230031|366007|1800799015|376005; X-Microsoft-Antispam-Message-Info-Original: x55za6elVZUcXLzmdPYAoeNNn0biT5xYtkU9YcudLHeUrlEHIyZ4MZIHtCAxG1SNDsRD7cs9Q5zuWi0Wl49KQ29x/6Yi2pcFGH9JEpjRkChfkyjTk3A6xJyerT6qxtHRPt1iMHuHz3i/fd9nDKJtSy4NI9jLoQdxNZOm3kjSQ1DutrFHU0EuIRECJM1hLL7h3gLTLZcdbkrCpfOWumzFEBTHv6AXijVSed1NKco+2EK34Vgm7CB4YFJkj0KEquWCdqz2+Dg4iPq4vVt6TF5ByVVtMS1wJUOkMdU/pRQLHxaYLZf8wMK94tGVC780Fr9sde060gihcRtkVmt2ekW2rSQP3KVIBvVzYATN18F+1s8d8Kgz2GscEp0qjbsQcnfFIkX/AGTbFECA8ANZrujOctxSFGzuSwxARgCmvVo0N1v5qGWs9hZYu/Z7QeNOtMktkN9puOiKQ0C+jEIFZga2FTQFemuNMzdaB3m12R6+b8aJiqKktXoVCiXmUOEI95iN+wRK/N16NaiT4KBT93CIHfaRzUJUn2ds3FQrisBSOuugEF1rLQNJ66yD0nOYVdxRmAaT0QOAjcF8vErxQDB0al9yTXml5UKk4uix3BeqojyyaCHAUxbpKN0amgOMPCa7dTfGWN1elhErO+cw2AI4b/UJ2UVcLZoMtJpHeAClSHrlA1ro7HWrzyN8seE2UNCLv1a2cj7QJoXWmAdmO8RAevy6EFeX/mQaNyE9PG5oemBqqgFcuscgR5aCEBP6GZJ5INslT0puIAoR9SQNfGyBx4+TUSY2kanmkxi3o/U4gf8WZFAAvRHQBqqUC6NMf8SDSPN6JT4b6gpl1DjQ9K0z7hUoCozRbpqXVgt7bcvgvVvGJu0w3PAj4EmFtHFWpS/OAEYjK+zBPh99RRtv629IDx6jkk2o9Bp6wvGHqFQk7ZiB3jSL7lwV+0dsNqR0LrDb7qSMyXOhfs3P8cSndBg2zfd/iByF7MbzIcdJHYxCnxNrkTOMBMLY1SNA0fceVjguuOdeWPbyYA3CqqG0S0S4IfUEMjn9HpitBj5VJXcArhKVI5hm2Wa7s/tEaes3U/iaZvpwAvmtNVlVWq4tiWb5bJMCQxJJnuLnqn/wpl2rnHUTp+2U+Uob60Ky3IlYZPwwPSu9t99g4koSB4NRf0Ob5Kw0custrwJEgYIFRHl1pIKawknF4t0WzM4lMCLBTJLWH/LaAAWrElL3fYmNCYGmems/IILX0oSaNvT35FCKvurKDxbUdir2TUssMtEY/nlGVJU/zVgG5iv9RY3QleF/rw== X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:DBBPR08MB6091.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230031)(366007)(1800799015)(376005); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB6634 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM2PEPF0001C716.eurprd05.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 3d4e695b-d0bb-4041-30f9-08dc7a4786d0 X-Microsoft-Antispam: BCL:0; ARA:13230031|376005|36860700004|1800799015|35042699013|82310400017; X-Microsoft-Antispam-Message-Info: =?utf-8?q?EUbAo0sSq6HCZ2RKZ0vJak+vPLTwNav?= =?utf-8?q?VBi/i15Yf1KC+IhN/id+q34TrourWgowAy7zSZb7OW7MxtHToTYkf2dWGUsiGkPwX?= =?utf-8?q?R6iQrz9oS0oBnIiDNeJvrECpNIpW/OP9ziCCIvhVJ2PxDdz6NxEWYO8pddAx0zmXg?= =?utf-8?q?C6ASh7KoMaafKQiRuzBZk4nyp0g+rey643kHoJf5isRfeHroxNJxnWP9oX/VlaUFi?= =?utf-8?q?USG68k4vFlLS2LD5ylLLPI7Q+m4bzgwJ2pVTTAVBa1tTkJZj26ZFC8TSAy2s2Sjg+?= =?utf-8?q?PJ5k1Q1k/Uczoo7LPolXCoWp3rBbPLW/bmOH5+NeP5UanVKgUXuep5ps/f0DDEws0?= =?utf-8?q?i9blZ4LWD4+P+0t/TzMq3CvpHxxXx0OJbrjtbrO9Lhgdg1Vw1nNaGoLiIvLjLZUqf?= =?utf-8?q?hUpFtEapisph6tO3W6+S7AH0de13LbiKrLDBFoDqnh6Z4j3UFiWBtawlzwasTpy4t?= =?utf-8?q?nscueGSZ8KVZATvVeXaR3AsOrS81+jR1aOjXhsvvDQtoxhps6GPmuuq/yf5KW+gUS?= =?utf-8?q?snwuKnLN6wPN2cqs5cOl3xlquvx1pw3x6Ztf8UM0HZtz0cgPBykH8/77Zs9yPYGmY?= =?utf-8?q?JBwf88vRZTk6hYSuEl2c9+RZRDZdUu5IP8rwx1CUULBemg3oG+CoiSG/+lyUX+yKN?= =?utf-8?q?STetbiDHo40VBl0/vfBDs1KNbLT+VKACz6sgj3bVu7ZZOYqm1Tyn+wCEAB70l23LT?= =?utf-8?q?GXH2v1zKB7QLfN9b68iJ6yO2BKYAvz2ANKhkJijNaGUkzROag0cDoExe4MzqlHA6t?= =?utf-8?q?owHrPQp8J/Eztin1SyEwBvI0EhcqmxaDTjJcQpmvLm+pUzA6an0/I9U/dnx/1w2RH?= =?utf-8?q?AJxWy+1tCJfsMAcPQ5wmRphkE6O0Wq+WWljQBdDKiWM8G1psLN6CMh+YYdWVFttkw?= =?utf-8?q?wzGBqsdKc4v8BE5E2VJSPeTYwD0qupmK+VsbSL+fsHOMBSfQGvmpLf9eV2tlYvbZS?= =?utf-8?q?zaCz51yRUZauko4wHXxDCVgT1o6Q0pBVcMQUv7NFqQ8c2AzeqRv45bcFDPYt9qzFf?= =?utf-8?q?C7oBmwvgqWM+3KjFxoee2piyjRawylzE4zixvGx+3VKK0cmi/Rs7tmFf1fFTIFjFh?= =?utf-8?q?1tYBC5LDab5atKbtZixPDOBXYjulIW71eW6VY/caGxssHxPnydhD4qqkJ9zB6bjBa?= =?utf-8?q?T29R8Z8aj+lIrBBwf/dWXIO3HWaOmGGzpgx6K0tfyNxCkA1d2JOq1oWHrJAaDJ71u?= =?utf-8?q?d/kmEweHSBHAD5iyQgBvfSHjx/nrXBzCcVN/bnthn3rZzQFtevfBK32uVCZ54Rzdw?= =?utf-8?q?0hUUgyMpgPjXuj1e2FimTk2425Hih+30RHm5ppREYnWEsly7rvzHAKiE9fAoghf3S?= =?utf-8?q?VyYKikn2yFK+?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(376005)(36860700004)(1800799015)(35042699013)(82310400017); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 May 2024 10:11:28.5996 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 24f7f80e-6893-4568-346c-08dc7a478bd1 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM2PEPF0001C716.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAVPR08MB9556 X-Spam-Status: No, score=-11.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, KAM_LOTSOFHASH, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces+patchwork=sourceware.org@sourceware.org [PATCH v5 2a/2] gas, aarch64: Add SVE2 lut extension generated files diff --git a/opcodes/aarch64-asm-2.c b/opcodes/aarch64-asm-2.c index 77dcc9a9eacee0a5b700393c737feb56df15669a..2e1ab7829778d50f3606809a1f8dc886882d1606 100644 --- a/opcodes/aarch64-asm-2.c +++ b/opcodes/aarch64-asm-2.c @@ -675,21 +675,21 @@ aarch64_insert_operand (const aarch64_operand *self, case 222: case 223: case 224: - case 232: - case 236: - case 240: - case 247: - case 248: - case 255: - case 256: - case 257: + case 235: + case 239: + case 243: + case 250: + case 251: case 258: + case 259: + case 260: + case 261: return aarch64_ins_regno (self, info, code, inst, errors); case 6: case 118: case 119: - case 290: - case 292: + case 293: + case 295: return aarch64_ins_none (self, info, code, inst, errors); case 17: return aarch64_ins_reg_extended (self, info, code, inst, errors); @@ -703,16 +703,13 @@ aarch64_insert_operand (const aarch64_operand *self, case 36: case 37: case 38: - case 294: + case 297: return aarch64_ins_reglane (self, info, code, inst, errors); case 39: case 40: case 41: - case 259: - case 260: - case 275: - case 276: - case 277: + case 262: + case 263: case 278: case 279: case 280: @@ -723,6 +720,9 @@ aarch64_insert_operand (const aarch64_operand *self, case 285: case 286: case 287: + case 288: + case 289: + case 290: return aarch64_ins_simple_index (self, info, code, inst, errors); case 42: return aarch64_ins_reglist (self, info, code, inst, errors); @@ -770,13 +770,13 @@ aarch64_insert_operand (const aarch64_operand *self, case 205: case 206: case 207: - case 261: - case 288: - case 289: + case 264: case 291: - case 293: - case 298: - case 299: + case 292: + case 294: + case 296: + case 301: + case 302: return aarch64_ins_imm (self, info, code, inst, errors); case 51: case 52: @@ -924,7 +924,7 @@ aarch64_insert_operand (const aarch64_operand *self, case 197: case 198: case 199: - case 274: + case 277: return aarch64_ins_sve_shrimm (self, info, code, inst, errors); case 212: case 213: @@ -938,67 +938,71 @@ aarch64_insert_operand (const aarch64_operand *self, return aarch64_ins_sme_za_vrs2 (self, info, code, inst, errors); case 225: case 226: + case 229: + return aarch64_ins_sve_bit_index (self, info, code, inst, errors); case 227: case 228: - case 229: case 230: case 231: - return aarch64_ins_sve_quad_index (self, info, code, inst, errors); + case 232: case 233: - return aarch64_ins_sve_index_imm (self, info, code, inst, errors); case 234: - return aarch64_ins_sve_index (self, info, code, inst, errors); - case 235: + return aarch64_ins_sve_quad_index (self, info, code, inst, errors); + case 236: + return aarch64_ins_sve_index_imm (self, info, code, inst, errors); case 237: - case 254: - case 300: - case 301: - case 302: - return aarch64_ins_sve_reglist (self, info, code, inst, errors); + return aarch64_ins_sve_index (self, info, code, inst, errors); case 238: - case 239: + case 240: + case 257: + case 303: + case 304: + case 305: + return aarch64_ins_sve_reglist (self, info, code, inst, errors); case 241: case 242: - case 243: case 244: - case 253: - return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors); case 245: case 246: - return aarch64_ins_sve_strided_reglist (self, info, code, inst, errors); + case 247: + case 256: + return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors); + case 248: case 249: - case 251: - case 262: - return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors); - case 250: + return aarch64_ins_sve_strided_reglist (self, info, code, inst, errors); case 252: - return aarch64_ins_sme_za_hv_tiles_range (self, info, code, inst, errors); - case 263: - case 264: + case 254: case 265: + return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors); + case 253: + case 255: + return aarch64_ins_sme_za_hv_tiles_range (self, info, code, inst, errors); case 266: case 267: case 268: case 269: - return aarch64_ins_sme_za_array (self, info, code, inst, errors); case 270: - return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors); case 271: - return aarch64_ins_sme_sm_za (self, info, code, inst, errors); case 272: - return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors); + return aarch64_ins_sme_za_array (self, info, code, inst, errors); case 273: + return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors); + case 274: + return aarch64_ins_sme_sm_za (self, info, code, inst, errors); + case 275: + return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors); + case 276: return aarch64_ins_plain_shrimm (self, info, code, inst, errors); - case 295: - case 296: - case 297: + case 298: + case 299: + case 300: return aarch64_ins_x0_to_x30 (self, info, code, inst, errors); - case 303: - case 304: - case 305: case 306: - return aarch64_ins_rcpc3_addr_opt_offset (self, info, code, inst, errors); case 307: + case 308: + case 309: + return aarch64_ins_rcpc3_addr_opt_offset (self, info, code, inst, errors); + case 310: return aarch64_ins_rcpc3_addr_offset (self, info, code, inst, errors); default: assert (0); abort (); } diff --git a/opcodes/aarch64-dis-2.c b/opcodes/aarch64-dis-2.c index e43110e661d7bcd6c1bd7445fea99198a7055cf0..8f1d427feb2858e824964bd8d5577d5c16ed35c3 100644 --- a/opcodes/aarch64-dis-2.c +++ b/opcodes/aarch64-dis-2.c @@ -19872,17 +19872,72 @@ aarch64_opcode_lookup_1 (uint32_t word) } else { - if (((word >> 22) & 0x1) == 0) + if (((word >> 31) & 0x1) == 0) { - if (((word >> 31) & 0x1) == 0) + if (((word >> 10) & 0x1) == 0) { - /* 33222222222211111111110000000000 - 10987654321098765432109876543210 - 010001x1x01xxxxx101xxxxxxxxxxxxx - histseg. */ - return 2154; + if (((word >> 11) & 0x1) == 0) + { + if (((word >> 12) & 0x1) == 0) + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101000xxxxxxxxxx + histseg. */ + return 2154; + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101100xxxxxxxxxx + luti2. */ + return 3347; + } + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101x10xxxxxxxxxx + luti2. */ + return 3348; + } } else + { + if (((word >> 11) & 0x1) == 0) + { + if (((word >> 12) & 0x1) == 0) + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101001xxxxxxxxxx + luti4. */ + return 3349; + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101101xxxxxxxxxx + luti4. */ + return 3350; + } + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101x11xxxxxxxxxx + luti4. */ + return 3351; + } + } + } + else + { + if (((word >> 22) & 0x1) == 0) { /* 33222222222211111111110000000000 10987654321098765432109876543210 @@ -19890,14 +19945,14 @@ aarch64_opcode_lookup_1 (uint32_t word) ldff1sw. */ return 1751; } - } - else - { - /* 33222222222211111111110000000000 - 10987654321098765432109876543210 - x10001x1x11xxxxx101xxxxxxxxxxxxx - ldff1sw. */ - return 1750; + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 110001x1x11xxxxx101xxxxxxxxxxxxx + ldff1sw. */ + return 1750; + } } } } @@ -33157,21 +33212,21 @@ aarch64_extract_operand (const aarch64_operand *self, case 222: case 223: case 224: - case 232: - case 236: - case 240: - case 247: - case 248: - case 255: - case 256: - case 257: + case 235: + case 239: + case 243: + case 250: + case 251: case 258: + case 259: + case 260: + case 261: return aarch64_ext_regno (self, info, code, inst, errors); case 6: case 118: case 119: - case 290: - case 292: + case 293: + case 295: return aarch64_ext_none (self, info, code, inst, errors); case 11: return aarch64_ext_regrt_sysins (self, info, code, inst, errors); @@ -33190,16 +33245,13 @@ aarch64_extract_operand (const aarch64_operand *self, case 36: case 37: case 38: - case 294: + case 297: return aarch64_ext_reglane (self, info, code, inst, errors); case 39: case 40: case 41: - case 259: - case 260: - case 275: - case 276: - case 277: + case 262: + case 263: case 278: case 279: case 280: @@ -33210,6 +33262,9 @@ aarch64_extract_operand (const aarch64_operand *self, case 285: case 286: case 287: + case 288: + case 289: + case 290: return aarch64_ext_simple_index (self, info, code, inst, errors); case 42: return aarch64_ext_reglist (self, info, code, inst, errors); @@ -33258,13 +33313,13 @@ aarch64_extract_operand (const aarch64_operand *self, case 205: case 206: case 207: - case 261: - case 288: - case 289: + case 264: case 291: - case 293: - case 298: - case 299: + case 292: + case 294: + case 296: + case 301: + case 302: return aarch64_ext_imm (self, info, code, inst, errors); case 51: case 52: @@ -33414,7 +33469,7 @@ aarch64_extract_operand (const aarch64_operand *self, case 197: case 198: case 199: - case 274: + case 277: return aarch64_ext_sve_shrimm (self, info, code, inst, errors); case 212: case 213: @@ -33428,68 +33483,72 @@ aarch64_extract_operand (const aarch64_operand *self, return aarch64_ext_sme_za_vrs2 (self, info, code, inst, errors); case 225: case 226: + case 229: + return aarch64_ext_sve_bit_index (self, info, code, inst, errors); case 227: case 228: - case 229: case 230: case 231: - return aarch64_ext_sve_quad_index (self, info, code, inst, errors); + case 232: case 233: - return aarch64_ext_sve_index_imm (self, info, code, inst, errors); case 234: - return aarch64_ext_sve_index (self, info, code, inst, errors); - case 235: + return aarch64_ext_sve_quad_index (self, info, code, inst, errors); + case 236: + return aarch64_ext_sve_index_imm (self, info, code, inst, errors); case 237: - case 254: - return aarch64_ext_sve_reglist (self, info, code, inst, errors); + return aarch64_ext_sve_index (self, info, code, inst, errors); case 238: - case 239: + case 240: + case 257: + return aarch64_ext_sve_reglist (self, info, code, inst, errors); case 241: case 242: - case 243: case 244: - case 253: - return aarch64_ext_sve_aligned_reglist (self, info, code, inst, errors); case 245: case 246: - return aarch64_ext_sve_strided_reglist (self, info, code, inst, errors); + case 247: + case 256: + return aarch64_ext_sve_aligned_reglist (self, info, code, inst, errors); + case 248: case 249: - case 251: - case 262: - return aarch64_ext_sme_za_hv_tiles (self, info, code, inst, errors); - case 250: + return aarch64_ext_sve_strided_reglist (self, info, code, inst, errors); case 252: - return aarch64_ext_sme_za_hv_tiles_range (self, info, code, inst, errors); - case 263: - case 264: + case 254: case 265: + return aarch64_ext_sme_za_hv_tiles (self, info, code, inst, errors); + case 253: + case 255: + return aarch64_ext_sme_za_hv_tiles_range (self, info, code, inst, errors); case 266: case 267: case 268: case 269: - return aarch64_ext_sme_za_array (self, info, code, inst, errors); case 270: - return aarch64_ext_sme_addr_ri_u4xvl (self, info, code, inst, errors); case 271: - return aarch64_ext_sme_sm_za (self, info, code, inst, errors); case 272: - return aarch64_ext_sme_pred_reg_with_index (self, info, code, inst, errors); + return aarch64_ext_sme_za_array (self, info, code, inst, errors); case 273: + return aarch64_ext_sme_addr_ri_u4xvl (self, info, code, inst, errors); + case 274: + return aarch64_ext_sme_sm_za (self, info, code, inst, errors); + case 275: + return aarch64_ext_sme_pred_reg_with_index (self, info, code, inst, errors); + case 276: return aarch64_ext_plain_shrimm (self, info, code, inst, errors); - case 295: - case 296: - case 297: - return aarch64_ext_x0_to_x30 (self, info, code, inst, errors); + case 298: + case 299: case 300: - case 301: - case 302: - return aarch64_ext_sve_reglist_zt (self, info, code, inst, errors); + return aarch64_ext_x0_to_x30 (self, info, code, inst, errors); case 303: case 304: case 305: + return aarch64_ext_sve_reglist_zt (self, info, code, inst, errors); case 306: - return aarch64_ext_rcpc3_addr_opt_offset (self, info, code, inst, errors); case 307: + case 308: + case 309: + return aarch64_ext_rcpc3_addr_opt_offset (self, info, code, inst, errors); + case 310: return aarch64_ext_rcpc3_addr_offset (self, info, code, inst, errors); default: assert (0); abort (); } diff --git a/opcodes/aarch64-opc-2.c b/opcodes/aarch64-opc-2.c index 7962b0f33e244ff33742d6504f490df92011abad..bd1aa4f27c19a3e4bc2aabb51e5f1a725556ca57 100644 --- a/opcodes/aarch64-opc-2.c +++ b/opcodes/aarch64-opc-2.c @@ -249,8 +249,11 @@ const struct aarch64_operand aarch64_operands[] = {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zd", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zd}, "an SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm_5", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_5}, "an SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm_16", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16}, "an SVE vector register"}, + {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm1_23_INDEX", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16, FLD_SVE_i1_23}, "an indexed SVE vector register"}, + {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm2_22_INDEX", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16, FLD_SVE_i2}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_11_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i3h2, FLD_SVE_i3l, FLD_SVE_imm3}, "an indexed SVE vector register"}, + {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_12_INDEX", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16, FLD_SVE_i3h3, FLD_SVE_i3l2}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_19_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_imm2_19, FLD_SVE_imm3}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_22_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i3h, FLD_SVE_Zm_16}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm4_11_INDEX", 4 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i2h, FLD_SVE_i3l, FLD_SVE_imm4}, "an indexed SVE vector register"},