From patchwork Thu Jun 8 06:06:35 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Li, Pan2 via Gcc-patches" X-Patchwork-Id: 70771 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 4D2CE3857026 for ; Thu, 8 Jun 2023 06:07:12 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4D2CE3857026 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1686204432; bh=F3lLwPv6zqEsOAH65I4Y/d4L609MpDlzNV6oeWnShyU=; h=To:Cc:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=tvCrsEm5nsIY9IdA6cgXyrp0jOo7q3ZL/5Av/TEyWmzNNMq/o8+edfGQTnUWmqenB NSaTT1WJTZjYyl3W+fcOP6fkJhhjfIDLHny+gFNO+ptule6RgHHLGtmpqfY+b/VMcL AkMSqjlKL1GdRwu5x6jsyVVsIRhPn2+oG3yJ0yCE= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mga04.intel.com (mga04.intel.com [192.55.52.120]) by sourceware.org (Postfix) with ESMTPS id D31153857701 for ; Thu, 8 Jun 2023 06:06:40 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D31153857701 X-IronPort-AV: E=McAfee;i="6600,9927,10734"; a="356071364" X-IronPort-AV: E=Sophos;i="6.00,226,1681196400"; d="scan'208";a="356071364" Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 07 Jun 2023 23:06:39 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10734"; a="1039982131" X-IronPort-AV: E=Sophos;i="6.00,226,1681196400"; d="scan'208";a="1039982131" Received: from shvmail02.sh.intel.com ([10.239.244.9]) by fmsmga005.fm.intel.com with ESMTP; 07 Jun 2023 23:06:37 -0700 Received: from pli-ubuntu.sh.intel.com (pli-ubuntu.sh.intel.com [10.239.159.47]) by shvmail02.sh.intel.com (Postfix) with ESMTP id CB6011005675; Thu, 8 Jun 2023 14:06:36 +0800 (CST) To: gcc-patches@gcc.gnu.org Cc: juzhe.zhong@rivai.ai, rdapp.gcc@gmail.com, jeffreyalaw@gmail.com, pan2.li@intel.com, yanzhang.wang@intel.com Subject: [PATCH v7] RISC-V: Refactor requirement of ZVFH and ZVFHMIN. Date: Thu, 8 Jun 2023 14:06:35 +0800 Message-Id: <20230608060635.2226754-1-pan2.li@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230606123646.1553843-1-pan2.li@intel.com> References: <20230606123646.1553843-1-pan2.li@intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-11.2 required=5.0 tests=BAYES_00, DKIMWL_WL_HIGH, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, SPF_HELO_NONE, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Pan Li via Gcc-patches From: "Li, Pan2 via Gcc-patches" Reply-To: pan2.li@intel.com Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" From: Pan Li This patch would like to refactor the requirement of both the ZVFH and ZVFHMIN. By default, the ZVFHMIN will enable FP16 for all the iterators of RVV. And then the ZVFH will leverage one function as the gate for FP16 supported or not. Please note the ZVFH will cover the ZVFHMIN instructions. This patch add one test for this. Signed-off-by: Pan Li Co-Authored by: Juzhe-Zhong gcc/ChangeLog: * config/riscv/riscv-protos.h (float_point_mode_supported_p): New function to float point is supported by extension. * config/riscv/riscv-v.cc (float_point_mode_supported_p): Ditto. * config/riscv/vector-iterators.md: Fix V_WHOLE and V_FRACT. * config/riscv/vector.md: Add condition to FP define insn. gcc/testsuite/ChangeLog: * gcc.target/riscv/rvv/base/zvfhmin-intrinsic.c: Add vle16 test for ZVFHMIN. Signed-off-by: Pan Li --- gcc/config/riscv/riscv-protos.h | 1 + gcc/config/riscv/riscv-v.cc | 12 ++ gcc/config/riscv/vector-iterators.md | 23 +-- gcc/config/riscv/vector.md | 144 ++++++++++-------- .../riscv/rvv/base/zvfhmin-intrinsic.c | 15 +- 5 files changed, 118 insertions(+), 77 deletions(-) diff --git a/gcc/config/riscv/riscv-protos.h b/gcc/config/riscv/riscv-protos.h index ebbaac255f9..e4881786b53 100644 --- a/gcc/config/riscv/riscv-protos.h +++ b/gcc/config/riscv/riscv-protos.h @@ -177,6 +177,7 @@ rtx expand_builtin (unsigned int, tree, rtx); bool check_builtin_call (location_t, vec, unsigned int, tree, unsigned int, tree *); bool const_vec_all_same_in_range_p (rtx, HOST_WIDE_INT, HOST_WIDE_INT); +bool float_point_mode_supported_p (machine_mode mode); bool legitimize_move (rtx, rtx); void emit_vlmax_vsetvl (machine_mode, rtx); void emit_hard_vlmax_vsetvl (machine_mode, rtx); diff --git a/gcc/config/riscv/riscv-v.cc b/gcc/config/riscv/riscv-v.cc index 49752cd8899..1cc157f1858 100644 --- a/gcc/config/riscv/riscv-v.cc +++ b/gcc/config/riscv/riscv-v.cc @@ -418,6 +418,18 @@ const_vec_all_same_in_range_p (rtx x, HOST_WIDE_INT minval, && IN_RANGE (INTVAL (elt), minval, maxval)); } +/* Return true if the inner of mode is HFmode when ZVFH enabled, or other + float point machine mode. */ +bool +float_point_mode_supported_p (machine_mode mode) +{ + machine_mode inner_mode = GET_MODE_INNER (mode); + + gcc_assert (FLOAT_MODE_P (inner_mode)); + + return inner_mode == HFmode ? TARGET_ZVFH : true; +} + /* Return true if VEC is a constant in which every element is in the range [MINVAL, MAXVAL]. The elements do not need to have the same value. diff --git a/gcc/config/riscv/vector-iterators.md b/gcc/config/riscv/vector-iterators.md index f4946d84449..234b712bc9d 100644 --- a/gcc/config/riscv/vector-iterators.md +++ b/gcc/config/riscv/vector-iterators.md @@ -453,9 +453,8 @@ (define_mode_iterator V_WHOLE [ (VNx1DI "TARGET_VECTOR_ELEN_64 && TARGET_MIN_VLEN < 128") (VNx2DI "TARGET_VECTOR_ELEN_64") (VNx4DI "TARGET_VECTOR_ELEN_64") (VNx8DI "TARGET_VECTOR_ELEN_64") (VNx16DI "TARGET_VECTOR_ELEN_64 && TARGET_MIN_VLEN >= 128") - (VNx1HF "TARGET_VECTOR_ELEN_FP_16 && TARGET_MIN_VLEN < 128") - (VNx2HF "TARGET_VECTOR_ELEN_FP_16") - (VNx4HF "TARGET_VECTOR_ELEN_FP_16") + (VNx2HF "TARGET_VECTOR_ELEN_FP_16 && TARGET_MIN_VLEN == 32") + (VNx4HF "TARGET_VECTOR_ELEN_FP_16 && TARGET_MIN_VLEN == 64") (VNx8HF "TARGET_VECTOR_ELEN_FP_16") (VNx16HF "TARGET_VECTOR_ELEN_FP_16") (VNx32HF "TARGET_VECTOR_ELEN_FP_16 && TARGET_MIN_VLEN > 32") @@ -477,7 +476,11 @@ (define_mode_iterator V_WHOLE [ (define_mode_iterator V_FRACT [ (VNx1QI "TARGET_MIN_VLEN < 128") VNx2QI (VNx4QI "TARGET_MIN_VLEN > 32") (VNx8QI "TARGET_MIN_VLEN >= 128") (VNx1HI "TARGET_MIN_VLEN < 128") (VNx2HI "TARGET_MIN_VLEN > 32") (VNx4HI "TARGET_MIN_VLEN >= 128") - (VNx1HF "TARGET_MIN_VLEN < 128") (VNx2HF "TARGET_MIN_VLEN > 32") (VNx4HF "TARGET_MIN_VLEN >= 128") + + (VNx1HF "TARGET_VECTOR_ELEN_FP_16 && TARGET_MIN_VLEN < 128") + (VNx2HF "TARGET_VECTOR_ELEN_FP_16 && TARGET_MIN_VLEN > 32") + (VNx4HF "TARGET_VECTOR_ELEN_FP_16 && TARGET_MIN_VLEN >= 128") + (VNx1SI "TARGET_MIN_VLEN > 32 && TARGET_MIN_VLEN < 128") (VNx2SI "TARGET_MIN_VLEN >= 128") (VNx1SF "TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN > 32 && TARGET_MIN_VLEN < 128") (VNx2SF "TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN >= 128") @@ -497,12 +500,12 @@ (define_mode_iterator VWEXTI [ ]) (define_mode_iterator VWEXTF [ - (VNx1SF "TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN < 128") - (VNx2SF "TARGET_VECTOR_ELEN_FP_32") - (VNx4SF "TARGET_VECTOR_ELEN_FP_32") - (VNx8SF "TARGET_VECTOR_ELEN_FP_32") - (VNx16SF "TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN > 32") - (VNx32SF "TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN >= 128") + (VNx1SF "TARGET_VECTOR_ELEN_FP_16 && TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN < 128") + (VNx2SF "TARGET_VECTOR_ELEN_FP_16 && TARGET_VECTOR_ELEN_FP_32") + (VNx4SF "TARGET_VECTOR_ELEN_FP_16 && TARGET_VECTOR_ELEN_FP_32") + (VNx8SF "TARGET_VECTOR_ELEN_FP_16 && TARGET_VECTOR_ELEN_FP_32") + (VNx16SF "TARGET_VECTOR_ELEN_FP_16 && TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN > 32") + (VNx32SF "TARGET_VECTOR_ELEN_FP_16 && TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN >= 128") (VNx1DF "TARGET_VECTOR_ELEN_FP_64 && TARGET_MIN_VLEN < 128") (VNx2DF "TARGET_VECTOR_ELEN_FP_64") diff --git a/gcc/config/riscv/vector.md b/gcc/config/riscv/vector.md index 1d1847bd85a..438670e8aec 100644 --- a/gcc/config/riscv/vector.md +++ b/gcc/config/riscv/vector.md @@ -1364,7 +1364,7 @@ (define_insn "*pred_broadcast" (vec_duplicate:VF (match_operand: 3 "direct_broadcast_operand" " f, f,Wdm,Wdm,Wdm,Wdm, f, f")) (match_operand:VF 2 "vector_merge_operand" "vu, 0, vu, 0, vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vfmv.v.f\t%0,%3 vfmv.v.f\t%0,%3 @@ -5685,7 +5685,7 @@ (define_insn "@pred_" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr") (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.vv\t%0,%3,%4%p1" [(set_attr "type" "") (set_attr "mode" "")]) @@ -5705,7 +5705,7 @@ (define_insn "@pred_" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr") (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.vv\t%0,%3,%4%p1" [(set_attr "type" "") (set_attr "mode" "")]) @@ -5728,7 +5728,7 @@ (define_insn "@pred__scalar" (match_operand: 4 "register_operand" " f, f, f, f")) (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.vf\t%0,%3,%4%p1" [(set_attr "type" "") (set_attr "mode" "")]) @@ -5749,7 +5749,7 @@ (define_insn "@pred__scalar" (match_operand: 4 "register_operand" " f, f, f, f")) (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.vf\t%0,%3,%4%p1" [(set_attr "type" "") (set_attr "mode" "")]) @@ -5772,7 +5772,7 @@ (define_insn "@pred__scalar" (vec_duplicate:VF (match_operand: 4 "register_operand" " f, f, f, f"))) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.vf\t%0,%3,%4%p1" [(set_attr "type" "") (set_attr "mode" "")]) @@ -5795,7 +5795,7 @@ (define_insn "@pred__reverse_scalar" (match_operand: 4 "register_operand" " f, f, f, f")) (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfr.vf\t%0,%3,%4%p1" [(set_attr "type" "") (set_attr "mode" "")]) @@ -5815,7 +5815,7 @@ (define_insn "@pred_" [(match_operand:VF 3 "register_operand" " vr, vr, vr, vr") (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")] VCOPYSIGNS) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfsgnj.vv\t%0,%3,%4%p1" [(set_attr "type" "vfsgnj") (set_attr "mode" "")]) @@ -5836,7 +5836,7 @@ (define_insn "@pred__scalar" (vec_duplicate:VF (match_operand: 4 "register_operand" " f, f, f, f"))] VCOPYSIGNS) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfsgnj.vf\t%0,%3,%4%p1" [(set_attr "type" "vfsgnj") (set_attr "mode" "")]) @@ -5894,7 +5894,7 @@ (define_insn "*pred_" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 2)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vv\t%0,%3,%4%p1 vmv.v.v\t%0,%2\;vf.vv\t%0,%3,%4%p1 @@ -5927,7 +5927,7 @@ (define_insn "*pred_" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vv\t%0,%2,%3%p1 vmv.v.v\t%0,%4\;vf.vv\t%0,%2,%3%p1 @@ -5960,7 +5960,7 @@ (define_insn_and_rewrite "*pred_mul_" (match_operand:VF 3 "register_operand" " vr, vr")) (match_operand:VF 4 "vector_arith_operand" " vr, vr")) (match_operand:VF 5 "register_operand" " 0, vr")))] - "TARGET_VECTOR + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode) && !rtx_equal_p (operands[2], operands[5]) && !rtx_equal_p (operands[3], operands[5]) && !rtx_equal_p (operands[4], operands[5])" @@ -6021,7 +6021,7 @@ (define_insn "*pred__scalar" (match_operand:VF 3 "register_operand" " 0, vr, 0, vr")) (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 3)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vf\t%0,%2,%4%p1 vmv.v.v\t%0,%3\;vf.vf\t%0,%2,%4%p1 @@ -6055,7 +6055,7 @@ (define_insn "*pred__scalar" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vf\t%0,%2,%3%p1 vmv.v.v\t%0,%4\;vf.vf\t%0,%2,%3%p1 @@ -6089,7 +6089,7 @@ (define_insn_and_rewrite "*pred_mul__scalar" (match_operand:VF 3 "register_operand" " vr, vr")) (match_operand:VF 4 "vector_arith_operand" " vr, vr")) (match_operand:VF 5 "register_operand" " 0, vr")))] - "TARGET_VECTOR + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode) && !rtx_equal_p (operands[3], operands[5]) && !rtx_equal_p (operands[4], operands[5])" "@ @@ -6154,7 +6154,7 @@ (define_insn "*pred_" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr"))) (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 2)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vv\t%0,%3,%4%p1 vmv.v.v\t%0,%2\;vf.vv\t%0,%3,%4%p1 @@ -6188,7 +6188,7 @@ (define_insn "*pred_" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr"))) (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vv\t%0,%2,%3%p1 vmv.v.v\t%0,%4\;vf.vv\t%0,%2,%3%p1 @@ -6222,7 +6222,7 @@ (define_insn_and_rewrite "*pred_mul_neg_" (match_operand:VF 3 "register_operand" " vr, vr"))) (match_operand:VF 4 "vector_arith_operand" " vr, vr")) (match_operand:VF 5 "register_operand" " 0, vr")))] - "TARGET_VECTOR + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode) && !rtx_equal_p (operands[2], operands[5]) && !rtx_equal_p (operands[3], operands[5]) && !rtx_equal_p (operands[4], operands[5])" @@ -6285,7 +6285,7 @@ (define_insn "*pred__scalar" (match_operand:VF 3 "register_operand" " 0, vr, 0, vr"))) (match_operand:VF 4 "register_operand" " vr, vr, vr, vr")) (match_dup 3)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vf\t%0,%2,%4%p1 vmv.v.v\t%0,%3\;vf.vf\t%0,%2,%4%p1 @@ -6320,7 +6320,7 @@ (define_insn "*pred__scalar" (match_operand:VF 3 "register_operand" " vr, vr, vr, vr"))) (match_operand:VF 4 "register_operand" " 0, vr, 0, vr")) (match_dup 4)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "@ vf.vf\t%0,%2,%3%p1 vmv.v.v\t%0,%4\;vf.vf\t%0,%2,%3%p1 @@ -6355,7 +6355,7 @@ (define_insn_and_rewrite "*pred_mul_neg__scalar" (match_operand:VF 3 "register_operand" " vr, vr"))) (match_operand:VF 4 "vector_arith_operand" " vr, vr")) (match_operand:VF 5 "register_operand" " 0, vr")))] - "TARGET_VECTOR + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode) && !rtx_equal_p (operands[3], operands[5]) && !rtx_equal_p (operands[4], operands[5])" "@ @@ -6399,7 +6399,7 @@ (define_insn "@pred_" (any_float_unop:VF (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.v\t%0,%3%p1" [(set_attr "type" "") (set_attr "mode" "") @@ -6422,7 +6422,7 @@ (define_insn "@pred_" (any_float_unop_nofrm:VF (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.v\t%0,%3%p1" [(set_attr "type" "") (set_attr "mode" "") @@ -6445,7 +6445,7 @@ (define_insn "@pred_" (unspec:VF [(match_operand:VF 3 "register_operand" " vr, vr, vr, vr")] VFMISC) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vf.v\t%0,%3%p1" [(set_attr "type" "") (set_attr "mode" "")]) @@ -6464,7 +6464,7 @@ (define_insn "@pred_class" (unspec: [(match_operand:VF 3 "register_operand" " vr, vr, vr, vr")] UNSPEC_VFCLASS) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfclass.v\t%0,%3%p1" [(set_attr "type" "vfclass") (set_attr "mode" "")]) @@ -6497,7 +6497,7 @@ (define_insn "@pred_dual_widen_" (float_extend:VWEXTF (match_operand: 4 "register_operand" " vr, vr"))) (match_operand:VWEXTF 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.vv\t%0,%3,%4%p1" [(set_attr "type" "vf") (set_attr "mode" "")]) @@ -6522,7 +6522,7 @@ (define_insn "@pred_dual_widen__scalar" (vec_duplicate: (match_operand: 4 "register_operand" " f, f")))) (match_operand:VWEXTF 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.vf\t%0,%3,%4%p1" [(set_attr "type" "vf") (set_attr "mode" "")]) @@ -6545,7 +6545,7 @@ (define_insn "@pred_single_widen_" (float_extend:VWEXTF (match_operand: 4 "register_operand" " vr, vr"))) (match_operand:VWEXTF 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.wv\t%0,%3,%4%p1" [(set_attr "type" "vf") (set_attr "mode" "")]) @@ -6569,7 +6569,7 @@ (define_insn "@pred_single_widen__scalar" (vec_duplicate: (match_operand: 4 "register_operand" " f, f")))) (match_operand:VWEXTF 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.wf\t%0,%3,%4%p1" [(set_attr "type" "vf") (set_attr "mode" "")]) @@ -6602,7 +6602,7 @@ (define_insn "@pred_widen_mul_" (match_operand: 4 "register_operand" " vr"))) (match_operand:VWEXTF 2 "register_operand" " 0")) (match_dup 2)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.vv\t%0,%3,%4%p1" [(set_attr "type" "vfwmuladd") (set_attr "mode" "")]) @@ -6629,7 +6629,7 @@ (define_insn "@pred_widen_mul__scalar" (match_operand: 4 "register_operand" " vr"))) (match_operand:VWEXTF 2 "register_operand" " 0")) (match_dup 2)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.vf\t%0,%3,%4%p1" [(set_attr "type" "vfwmuladd") (set_attr "mode" "")]) @@ -6656,7 +6656,7 @@ (define_insn "@pred_widen_mul_neg_" (match_operand: 4 "register_operand" " vr")))) (match_operand:VWEXTF 2 "register_operand" " 0")) (match_dup 2)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.vv\t%0,%3,%4%p1" [(set_attr "type" "vfwmuladd") (set_attr "mode" "")]) @@ -6684,7 +6684,7 @@ (define_insn "@pred_widen_mul_neg__scalar" (match_operand: 4 "register_operand" " vr")))) (match_operand:VWEXTF 2 "register_operand" " 0")) (match_dup 2)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfw.vf\t%0,%3,%4%p1" [(set_attr "type" "vfwmuladd") (set_attr "mode" "")]) @@ -6728,7 +6728,8 @@ (define_insn "*pred_cmp" [(match_operand:VF 4 "register_operand" " vr, vr") (match_operand:VF 5 "register_operand" " vr, vr")]) (match_operand: 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR && known_le (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR)" + "TARGET_VECTOR && known_le (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR) + && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B3.vv\t%0,%4,%5%p1" [(set_attr "type" "vfcmp") (set_attr "mode" "")]) @@ -6747,7 +6748,7 @@ (define_insn "*pred_cmp_narrow_merge_tie_mask" [(match_operand:VF 3 "register_operand" " vr") (match_operand:VF 4 "register_operand" " vr")]) (match_dup 1)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B2.vv\t%0,%3,%4,v0.t" [(set_attr "type" "vfcmp") (set_attr "mode" "") @@ -6771,7 +6772,8 @@ (define_insn "*pred_cmp_narrow" [(match_operand:VF 4 "register_operand" " vr, 0, vr, 0, 0, vr, 0, vr, vr") (match_operand:VF 5 "register_operand" " vr, vr, 0, 0, vr, 0, 0, vr, vr")]) (match_operand: 2 "vector_merge_operand" " vu, vu, vu, vu, 0, 0, 0, vu, 0")))] - "TARGET_VECTOR && known_gt (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR)" + "TARGET_VECTOR && known_gt (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR) + && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B3.vv\t%0,%4,%5%p1" [(set_attr "type" "vfcmp") (set_attr "mode" "")]) @@ -6809,7 +6811,7 @@ (define_insn "*pred_cmp_scalar_merge_tie_mask" (vec_duplicate:VF (match_operand: 4 "register_operand" " f"))]) (match_dup 1)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B2.vf\t%0,%3,%4,v0.t" [(set_attr "type" "vfcmp") (set_attr "mode" "") @@ -6834,7 +6836,8 @@ (define_insn "*pred_cmp_scalar" (vec_duplicate:VF (match_operand: 5 "register_operand" " f, f"))]) (match_operand: 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR && known_le (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR)" + "TARGET_VECTOR && known_le (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR) + && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B3.vf\t%0,%4,%5%p1" [(set_attr "type" "vfcmp") (set_attr "mode" "")]) @@ -6855,7 +6858,8 @@ (define_insn "*pred_cmp_scalar_narrow" (vec_duplicate:VF (match_operand: 5 "register_operand" " f, f, f, f, f"))]) (match_operand: 2 "vector_merge_operand" " vu, vu, 0, vu, 0")))] - "TARGET_VECTOR && known_gt (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR)" + "TARGET_VECTOR && known_gt (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR) + && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B3.vf\t%0,%4,%5%p1" [(set_attr "type" "vfcmp") (set_attr "mode" "")]) @@ -6893,7 +6897,7 @@ (define_insn "*pred_eqne_scalar_merge_tie_mask" (match_operand: 4 "register_operand" " f")) (match_operand:VF 3 "register_operand" " vr")]) (match_dup 1)))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B2.vf\t%0,%3,%4,v0.t" [(set_attr "type" "vfcmp") (set_attr "mode" "") @@ -6918,7 +6922,8 @@ (define_insn "*pred_eqne_scalar" (match_operand: 5 "register_operand" " f, f")) (match_operand:VF 4 "register_operand" " vr, vr")]) (match_operand: 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR && known_le (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR)" + "TARGET_VECTOR && known_le (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR) + && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B3.vf\t%0,%4,%5%p1" [(set_attr "type" "vfcmp") (set_attr "mode" "")]) @@ -6939,7 +6944,8 @@ (define_insn "*pred_eqne_scalar_narrow" (match_operand: 5 "register_operand" " f, f, f, f, f")) (match_operand:VF 4 "register_operand" " vr, 0, 0, vr, vr")]) (match_operand: 2 "vector_merge_operand" " vu, vu, 0, vu, 0")))] - "TARGET_VECTOR && known_gt (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR)" + "TARGET_VECTOR && known_gt (GET_MODE_SIZE (mode), BYTES_PER_RISCV_VECTOR) + && riscv_vector::float_point_mode_supported_p (mode)" "vmf%B3.vf\t%0,%4,%5%p1" [(set_attr "type" "vfcmp") (set_attr "mode" "")]) @@ -6966,7 +6972,7 @@ (define_insn "@pred_merge_scalar" (match_operand:VF 2 "register_operand" " vr,vr") (match_operand: 4 "register_operand" " vm,vm")) (match_operand:VF 1 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfmerge.vfm\t%0,%2,%3,%4" [(set_attr "type" "vfmerge") (set_attr "mode" "")]) @@ -6994,7 +7000,7 @@ (define_insn "@pred_fcvt_x_f" (unspec: [(match_operand:VF 3 "register_operand" " vr, vr, vr, vr")] VFCVTS) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfcvt.x.f.v\t%0,%3%p1" [(set_attr "type" "vfcvtftoi") (set_attr "mode" "")]) @@ -7013,7 +7019,7 @@ (define_insn "@pred_" (any_fix: (match_operand:VF 3 "register_operand" " vr, vr, vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfcvt.rtz.x.f.v\t%0,%3%p1" [(set_attr "type" "vfcvtftoi") (set_attr "mode" "")]) @@ -7034,7 +7040,7 @@ (define_insn "@pred_" (any_float:VF (match_operand: 3 "register_operand" " vr, vr, vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfcvt.f.x.v\t%0,%3%p1" [(set_attr "type" "vfcvtitof") (set_attr "mode" "")]) @@ -7062,7 +7068,7 @@ (define_insn "@pred_widen_fcvt_x_f" (unspec:VWCONVERTI [(match_operand: 3 "register_operand" " vr, vr")] VFCVTS) (match_operand:VWCONVERTI 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfwcvt.x.f.v\t%0,%3%p1" [(set_attr "type" "vfwcvtftoi") (set_attr "mode" "")]) @@ -7081,7 +7087,7 @@ (define_insn "@pred_widen_" (any_fix:VWCONVERTI (match_operand: 3 "register_operand" " vr, vr")) (match_operand:VWCONVERTI 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfwcvt.rtz.x.f.v\t%0,%3%p1" [(set_attr "type" "vfwcvtftoi") (set_attr "mode" "")]) @@ -7100,7 +7106,7 @@ (define_insn "@pred_widen_" (any_float:VF (match_operand: 3 "register_operand" " vr, vr")) (match_operand:VF 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfwcvt.f.x.v\t%0,%3%p1" [(set_attr "type" "vfwcvtitof") (set_attr "mode" "")]) @@ -7119,7 +7125,7 @@ (define_insn "@pred_extend" (float_extend:VWEXTF (match_operand: 3 "register_operand" " vr, vr")) (match_operand:VWEXTF 2 "vector_merge_operand" " vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfwcvt.f.f.v\t%0,%3%p1" [(set_attr "type" "vfwcvtftof") (set_attr "mode" "")]) @@ -7147,7 +7153,7 @@ (define_insn "@pred_narrow_fcvt_x_f" (unspec: [(match_operand:VF 3 "register_operand" " 0, 0, 0, 0, vr, vr")] VFCVTS) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfncvt.x.f.w\t%0,%3%p1" [(set_attr "type" "vfncvtftoi") (set_attr "mode" "")]) @@ -7166,7 +7172,7 @@ (define_insn "@pred_narrow_" (any_fix: (match_operand:VF 3 "register_operand" " 0, 0, 0, 0, vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfncvt.rtz.x.f.w\t%0,%3%p1" [(set_attr "type" "vfncvtftoi") (set_attr "mode" "")]) @@ -7187,7 +7193,7 @@ (define_insn "@pred_narrow_" (any_float: (match_operand:VWCONVERTI 3 "register_operand" " 0, 0, 0, 0, vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfncvt.f.x.w\t%0,%3%p1" [(set_attr "type" "vfncvtitof") (set_attr "mode" "")]) @@ -7208,7 +7214,7 @@ (define_insn "@pred_trunc" (float_truncate: (match_operand:VWEXTF 3 "register_operand" " 0, 0, 0, 0, vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfncvt.f.f.w\t%0,%3%p1" [(set_attr "type" "vfncvtftof") (set_attr "mode" "")]) @@ -7228,7 +7234,7 @@ (define_insn "@pred_rod_trunc" [(float_truncate: (match_operand:VWEXTF 3 "register_operand" " 0, 0, 0, 0, vr, vr"))] UNSPEC_ROD) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0, vu, 0")))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfncvt.rod.f.f.w\t%0,%3%p1" [(set_attr "type" "vfncvtftof") (set_attr "mode" "")]) @@ -7389,7 +7395,8 @@ (define_insn "@pred_reduc_" (parallel [(const_int 0)]))) (match_operand:VF 3 "register_operand" " vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0")] UNSPEC_REDUC))] - "TARGET_VECTOR && TARGET_MIN_VLEN >= 128" + "TARGET_VECTOR && TARGET_MIN_VLEN >= 128 + && riscv_vector::float_point_mode_supported_p (mode)" "vfred.vs\t%0,%3,%4%p1" [(set_attr "type" "vfredu") (set_attr "mode" "")]) @@ -7413,7 +7420,8 @@ (define_insn "@pred_reduc_" (parallel [(const_int 0)]))) (match_operand:VF_ZVE64 3 "register_operand" " vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0")] UNSPEC_REDUC))] - "TARGET_VECTOR && TARGET_MIN_VLEN == 64" + "TARGET_VECTOR && TARGET_MIN_VLEN == 64 + && riscv_vector::float_point_mode_supported_p (mode)" "vfred.vs\t%0,%3,%4%p1" [(set_attr "type" "vfredu") (set_attr "mode" "")]) @@ -7437,7 +7445,8 @@ (define_insn "@pred_reduc_" (parallel [(const_int 0)]))) (match_operand:VF_ZVE32 3 "register_operand" " vr, vr, vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0")] UNSPEC_REDUC))] - "TARGET_VECTOR && TARGET_MIN_VLEN == 32" + "TARGET_VECTOR && TARGET_MIN_VLEN == 32 + && riscv_vector::float_point_mode_supported_p (mode)" "vfred.vs\t%0,%3,%4%p1" [(set_attr "type" "vfredu") (set_attr "mode" "")]) @@ -7462,7 +7471,8 @@ (define_insn "@pred_reduc_plus" (parallel [(const_int 0)]))) (match_operand:VF 3 "register_operand" " vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0")] UNSPEC_REDUC)] ORDER))] - "TARGET_VECTOR && TARGET_MIN_VLEN >= 128" + "TARGET_VECTOR && TARGET_MIN_VLEN >= 128 + && riscv_vector::float_point_mode_supported_p (mode)" "vfredsum.vs\t%0,%3,%4%p1" [(set_attr "type" "vfred") (set_attr "mode" "")]) @@ -7487,7 +7497,8 @@ (define_insn "@pred_reduc_plus" (parallel [(const_int 0)]))) (match_operand:VF_ZVE64 3 "register_operand" " vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0")] UNSPEC_REDUC)] ORDER))] - "TARGET_VECTOR && TARGET_MIN_VLEN == 64" + "TARGET_VECTOR && TARGET_MIN_VLEN == 64 + && riscv_vector::float_point_mode_supported_p (mode)" "vfredsum.vs\t%0,%3,%4%p1" [(set_attr "type" "vfred") (set_attr "mode" "")]) @@ -7512,7 +7523,8 @@ (define_insn "@pred_reduc_plus" (parallel [(const_int 0)]))) (match_operand:VF_ZVE32 3 "register_operand" " vr, vr, vr, vr")) (match_operand: 2 "vector_merge_operand" " vu, 0, vu, 0")] UNSPEC_REDUC)] ORDER))] - "TARGET_VECTOR && TARGET_MIN_VLEN == 32" + "TARGET_VECTOR && TARGET_MIN_VLEN == 32 + && riscv_vector::float_point_mode_supported_p (mode)" "vfredsum.vs\t%0,%3,%4%p1" [(set_attr "type" "vfred") (set_attr "mode" "")]) @@ -7533,7 +7545,8 @@ (define_insn "@pred_widen_reduc_plus" (match_operand:VWF 3 "register_operand" " vr, vr") (match_operand: 4 "register_operand" " vr, vr") (match_operand: 2 "vector_merge_operand" " vu, 0")] UNSPEC_WREDUC_SUM)] ORDER))] - "TARGET_VECTOR && TARGET_MIN_VLEN >= 128" + "TARGET_VECTOR && TARGET_MIN_VLEN >= 128 + && riscv_vector::float_point_mode_supported_p (mode)" "vfwredsum.vs\t%0,%3,%4%p1" [(set_attr "type" "vfwred") (set_attr "mode" "")]) @@ -7554,7 +7567,8 @@ (define_insn "@pred_widen_reduc_plus" (match_operand:VWF_ZVE64 3 "register_operand" " vr, vr") (match_operand: 4 "register_operand" " vr, vr") (match_operand: 2 "vector_merge_operand" " vu, 0")] UNSPEC_WREDUC_SUM)] ORDER))] - "TARGET_VECTOR && TARGET_MIN_VLEN == 64" + "TARGET_VECTOR && TARGET_MIN_VLEN == 64 + && riscv_vector::float_point_mode_supported_p (mode)" "vfwredsum.vs\t%0,%3,%4%p1" [(set_attr "type" "vfwred") (set_attr "mode" "")]) @@ -7657,7 +7671,7 @@ (define_insn "*pred_extract_first" (match_operand:VF 1 "register_operand" "vr") (parallel [(const_int 0)])) (reg:SI VTYPE_REGNUM)] UNSPEC_VPREDICATE))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfmv.f.s\t%0,%1" [(set_attr "type" "vfmovvf") (set_attr "mode" "")]) @@ -7778,7 +7792,7 @@ (define_insn "@pred_slide" (match_operand:VF 2 "vector_merge_operand" " vu, 0, vu, 0") (match_operand:VF 3 "register_operand" " vr, vr, vr, vr") (match_operand: 4 "register_operand" " f, f, f, f")] VFSLIDES1))] - "TARGET_VECTOR" + "TARGET_VECTOR && riscv_vector::float_point_mode_supported_p (mode)" "vfslide.vf\t%0,%3,%4%p1" [(set_attr "type" "vfslide") (set_attr "mode" "")]) diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/zvfhmin-intrinsic.c b/gcc/testsuite/gcc.target/riscv/rvv/base/zvfhmin-intrinsic.c index 0923b6bc4d2..f1a29b639e0 100644 --- a/gcc/testsuite/gcc.target/riscv/rvv/base/zvfhmin-intrinsic.c +++ b/gcc/testsuite/gcc.target/riscv/rvv/base/zvfhmin-intrinsic.c @@ -3,6 +3,8 @@ #include "riscv_vector.h" +typedef _Float16 float16_t; + vfloat16mf4_t test_vfncvt_f_f_w_f16mf4(vfloat32mf2_t src, size_t vl) { return __riscv_vfncvt_f_f_w_f16mf4(src, vl); } @@ -43,11 +45,20 @@ vfloat32m8_t test_vfwcvt_f_f_v_f32m8(vfloat16m4_t src, size_t vl) { return __riscv_vfwcvt_f_f_v_f32m8(src, vl); } -/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]} 2 } } */ +vfloat16mf4_t test_vle16_v_f16mf4(const float16_t *base, size_t vl) { + return __riscv_vle16_v_f16mf4(base, vl); +} + +vfloat16m8_t test_vle16_v_f16m8(const float16_t *base, size_t vl) { + return __riscv_vle16_v_f16m8(base, vl); +} + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf4,\s*t[au],\s*m[au]} 3 } } */ /* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*mf2,\s*t[au],\s*m[au]} 2 } } */ /* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m1,\s*t[au],\s*m[au]} 2 } } */ /* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m2,\s*t[au],\s*m[au]} 2 } } */ /* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m4,\s*t[au],\s*m[au]} 2 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e16,\s*m8,\s*t[au],\s*m[au]} 1 } } */ /* { dg-final { scan-assembler-times {vfwcvt\.f\.f\.v\s+v[0-9]+,\s*v[0-9]+} 5 } } */ /* { dg-final { scan-assembler-times {vfncvt\.f\.f\.w\s+v[0-9]+,\s*v[0-9]+} 5 } } */ - +/* { dg-final { scan-assembler-times {vle16\.v\s+v[0-9]+,\s*0\([0-9ax]+\)} 4 } } */