From patchwork Fri Oct 28 12:34:08 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xiongchuan Tan X-Patchwork-Id: 59576 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 98ED63851506 for ; Fri, 28 Oct 2022 12:34:27 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 98ED63851506 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1666960467; bh=xUNzOsX+GuTnhcVTnJepcBBPl42JzpXu0YiJG6tbpHw=; h=To:Subject:Date:List-Id:List-Unsubscribe:List-Archive:List-Post: List-Help:List-Subscribe:From:Reply-To:Cc:From; b=GIU06mm6Q7PMAx19bXpD2f5cGERMXqzereUTerVgMcQiAA5GPTg97+lcAMFcSZBY0 dtpF8wUAYvhARTRFhK/ruvzec4tPwRibv1v8YZe8loOxUAGAqv93Mgvx8CKS2Tzw71 Ev5UQBkLLL1K/9h5zqQH66K2iFKwcEkv19o9MwJo= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from JPN01-OS0-obe.outbound.protection.outlook.com (mail-os0jpn01olkn2098.outbound.protection.outlook.com [40.92.98.98]) by sourceware.org (Postfix) with ESMTPS id EE30B385417B for ; Fri, 28 Oct 2022 12:33:55 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org EE30B385417B ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=Jclsgozt0NeebwPuqFUlPM9CH0L/uTWjIXPk/zb9irkDPcfEM/+6MatqLTRdV9gOeoARutKrd00RinAUWEi3+39/TJEQbKgfeEiF5DVHnBKt04OaFS87xlPj8241hQk4vp/XnOMngy+F3VaSqOdiDN+olHRrr3LW1+VgvgllT6gAsELZ1QmvZ0+x/GCqv1h5+WYEdoboNQ+0vdGn3tvt+uPJD7nRUqFMAOoeByMypF6tW50LH9mwQE+Il82L4tSlB9aSFj/XpHx86mdYhA401gbZwmsDUBozSqAULPaSuu2Cw1tw7+Q9LpN04k/svItxvQuenIxFqUeiNdDOgiVJIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=xUNzOsX+GuTnhcVTnJepcBBPl42JzpXu0YiJG6tbpHw=; b=VlGfarB/3gHq2SzFb6S9GdP6t5ukLaFSWR1lYkNS8icP5AF3B/8rHdBu4alJ0QX4L92I54hSwP3aZPN1hyabTolXdNS+hDKbDZWTFve9aHgsQ9khKBrXV58XZ1D5Ck2NGSU5vSQR48ojtIVGLg5tLtKh+S/YNQe+rpeJ8a3sI9pSj8VEAl087j4rcs7gi0lY1VUx0P2QQyFxvWOa0KW0w4wvHYz5BpSHl319fS6R8lZ5npcDrxbR69NJpLh94vrKLrHovmlw/HtpVcR8SOzERN0EMIvQOyVeuywjlXkfpzRKylSU6kA23vE8itKLCS3022qqKUpaTfNR4GeFYvkDUQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none Received: from OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM (2603:1096:604:8c::8) by TYWP286MB2452.JPNP286.PROD.OUTLOOK.COM (2603:1096:400:16f::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5746.28; Fri, 28 Oct 2022 12:33:51 +0000 Received: from OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM ([fe80::da20:c772:9d22:4baf]) by OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM ([fe80::da20:c772:9d22:4baf%5]) with mapi id 15.20.5769.015; Fri, 28 Oct 2022 12:33:51 +0000 To: gcc-patches@gcc.gnu.org Subject: [PATCH v4] RISC-V: Libitm add RISC-V support. Date: Fri, 28 Oct 2022 20:34:08 +0800 Message-ID: X-TMN: [OS0EHnyVOtpiB5lz4woyUf00P5WJ7DODgkKOBJ/bS7irruc73RyBSfkEQWi5+j71] X-ClientProxiedBy: TYCP286CA0145.JPNP286.PROD.OUTLOOK.COM (2603:1096:400:31b::9) To OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM (2603:1096:604:8c::8) X-Microsoft-Original-Message-ID: <9354929.CDJkKcVGEf@koishi> MIME-Version: 1.0 X-MS-Exchange-MessageSentRepresentingType: 1 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: OSYP286MB0261:EE_|TYWP286MB2452:EE_ X-MS-Office365-Filtering-Correlation-Id: 1d0e3e09-36a6-41df-48b7-08dab8e0ab72 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: /idYW1A9F5CYWc8S/p0EIVcILHQhfj+rSJCujuQUnfYfYyy3tceD7uBUqqxavuTaWOAi7Ydl67D7IzuHPfzV0h3UVHY2OJSNbufuDgwm4YX0cHX3LgUuFN/7vatDCzz3BY2e+yjIfuW6SLVEg/JbcIDSVfCRNuDoXNK5fED/YfMNjZK6k11KKfl/1bAX4g/6UUZvtSx/bV3oDBzbYC0MKySIFHDLSTnklPkyBPhjR8UdsfQKwr1KiJ+XVjCa8BjEy4bdSIjB+td8I5fDC3GOF8ek5TkGstLAFxnv6VXF4tKOXuXdH2cJbvqBLL2J+ORXHXh0vsU7t0FkPtOCSoMvHDJ+pe6g+OB2yE/DQsHEDg3F3irjZa7btspbE3thg6O6cPoiQ2G68fF6SEq8+Y9ec4huleqywNv4G/L9N99/3uWJWOqolBFD+ggEHXGyfMU1H1AB/kGRxT3IqEAmkiUE7Lm14932lYbLpSwgF0R7sP5U80MjoOMO6BFhK0dr3sCZYsry/lRDNrrgkXBb0DMs6lkV2DQUGN8D7rj3Xc37i1wcwXZypzTRoDgC0bNFf0/UixHw0t8r/hguuB3uAl8UchVLoaBteRbHu9tnmvwXukgJYukfh9IlBN5LoM5E8BwJJlBv4fE+aVLFpaIFOOyy+/1uC7jUzSJgWSX4pg88+nk= X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: Lwo4FKbYEK0jLPzabXxFY6Wq0nGhcjpmABGKfM9ObR7g2N8nek3SQYdhKEjNiMboEoQj3dT/ZorPwQkA2fFy8FEgCbhCFMzHHRJflrGpJ7yCkaqGbm2VbYpuQ5De5VziOcxLMp8XSlYso8Dai1m/7dSkzFjVOBwlUO2MvZZrpX7Pzw6cWe7KhcEgTp3QNS6tqxu3M9/RL7of7laEQVFf4Qu3YkPOZuKKbmkAwdMY5zCgBB0pnMaB/WjSvb0qfKLClKTY97Wwg/wuv0CtJiKczNY1H44zXjdjrn+/0XBAJCB7npcCnPbp6+OQZ17GqwBTvCmBsnCuDJ9p+ZPhIk3vbiMWu21HC7r56QGn/MGW+pA+402reJlG27rj0veD6DAZCK/pfrb6QgKmTDmoewuZOQ4R7Dm619ATOiKuTfCU5+4R+FWEThEdJ2PFUpEvEYUeysHEG0SrvZ3t9MdGoGx1DNLR2vst1w7VF6owngmlyQC0Jmva/XDVRFv3VNhZkF+zt+MDJzuKKdCaPlW8+wXq2w13xyQMmo26xLRe7vhd8V31iM4a06Oas5t148Kk8fOmXRrRwF15RgS4oK1JxyTA7p+vfosxiS1LQZz2sYqpsIaMgs/0ZKsaOJ5kzG9S2oMRylZ1S+Q7cwIpMAbnN7MJL7xANe2PqYfOurpvCxKmg3yciqn/UFsJxHUCm+P5Jswcpdjvy0HVwtqtPrzbV5JB8MwMMIu62qLH67RWdWttPastTrlTT4aMAAUNP/nIhO8bkRPqOO9LrODlsoXV+d5x0qURC/6WPdZK0YSu5zqXHrsVmphhP8Hf0MxtmNo0k15iXjN05v8EeG3iNYWf5ffzSC4Hl0i4bDA/uii4mGo8THiuWq/1aIQcOVMA+sFmq/4AMDFI4UFcFs6tEipq8eRJKIuacxE+iJr6czcIHYqgzF4KPzAMIMQabnfWYAETCYFaivheYypyM2YPilfudfF/ugMZzUlsqYoA+7IUIroLXHyFOHQNBPFgmbpRaMrQ97+btasyT9+5a7v/2czBcB3ekyUiozLx87pAVZ7tKXP8PBtBSaiYzp0o95pKDNyOZFkzP4G7fu1hiJwEn1VGIPwCshT8UWTMEMzHPoIWB0A9/lqNDI/WR3K2uLi0sVHKdk7SRWuxxQfWS4QLjmyw167iK8CPJWP+XAGNElkvB3Zi65SDS4J7vJFxHIpkvg8/94WjROJIXdTNXx73BfF0wKV/xy21pfoOX/39o51YELV2Zn+I8d+E9X9Nh7EkD1i/tdUh+I16/RTkB3wIXWE+vatmvwvKKN0eJqMiANXCrznya8qkqDynvieaBcJtWleXoLy8L+bpgj5ambnT3hJEMBvLBQ== X-OriginatorOrg: outlook.com X-MS-Exchange-CrossTenant-Network-Message-Id: 1d0e3e09-36a6-41df-48b7-08dab8e0ab72 X-MS-Exchange-CrossTenant-AuthSource: OSYP286MB0261.JPNP286.PROD.OUTLOOK.COM X-MS-Exchange-CrossTenant-AuthAs: Internal X-MS-Exchange-CrossTenant-OriginalArrivalTime: 28 Oct 2022 12:33:51.7581 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-CrossTenant-Id: 84df9e7f-e9f6-40af-b435-aaaaaaaaaaaa X-MS-Exchange-CrossTenant-RMS-PersistedConsumerOrg: 00000000-0000-0000-0000-000000000000 X-MS-Exchange-Transport-CrossTenantHeadersStamped: TYWP286MB2452 X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0, KAM_SHORT, RCVD_IN_DNSWL_NONE, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Xiongchuan Tan via Gcc-patches From: Xiongchuan Tan Reply-To: Xiongchuan Tan Cc: fantasquex@gmail.com, Andrew Waterman , Kito Cheng Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" Reviewed-by: Palmer Dabbelt Acked-by: Palmer Dabbelt libitm/ChangeLog: * configure.tgt: Add riscv support. * config/riscv/asm.h: New file. * config/riscv/sjlj.S: New file. * config/riscv/target.h: New file. --- v2: Change HW_CACHELINE_SIZE to 64 (in accordance with the RVA profiles, see https://github.com/riscv/riscv-profiles/blob/main/profiles.adoc) v3: Ensure the stack is aligned to 16 bytes; make use of Zihintpause in cpu_relax() v4: Add a guard for unsupported RV32E libitm/config/riscv/asm.h | 58 ++++++++++++++ libitm/config/riscv/sjlj.S | 144 +++++++++++++++++++++++++++++++++++ libitm/config/riscv/target.h | 62 +++++++++++++++ libitm/configure.tgt | 2 + 4 files changed, 266 insertions(+) create mode 100644 libitm/config/riscv/asm.h create mode 100644 libitm/config/riscv/sjlj.S create mode 100644 libitm/config/riscv/target.h diff --git a/libitm/config/riscv/asm.h b/libitm/config/riscv/asm.h new file mode 100644 index 0000000..8d02117 --- /dev/null +++ b/libitm/config/riscv/asm.h @@ -0,0 +1,58 @@ +/* Copyright (C) 2022 Free Software Foundation, Inc. + Contributed by Xiongchuan Tan . + + This file is part of the GNU Transactional Memory Library (libitm). + + Libitm is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3 of the License, or + (at your option) any later version. + + Libitm is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. See the GNU General Public License for + more details. + + Under Section 7 of GPL version 3, you are granted additional + permissions described in the GCC Runtime Library Exception, version + 3.1, as published by the Free Software Foundation. + + You should have received a copy of the GNU General Public License and + a copy of the GCC Runtime Library Exception along with this program; + see the files COPYING3 and COPYING.RUNTIME respectively. If not, see + . */ + +#ifndef _RV_ASM_H +#define _RV_ASM_H + +#ifdef __riscv_e +# error "rv32e unsupported" +#endif + +#if __riscv_xlen == 64 +# define GPR_L ld +# define GPR_S sd +# define SZ_GPR 8 +# define LEN_GPR 14 +#elif __riscv_xlen == 32 +# define GPR_L lw +# define GPR_S sw +# define SZ_GPR 4 +# define LEN_GPR 16 /* Extra padding to align the stack to 16 bytes */ +#else +# error Unsupported XLEN (must be 64-bit or 32-bit). +#endif + +#if defined(__riscv_flen) && __riscv_flen == 64 +# define FPR_L fld +# define FPR_S fsd +# define SZ_FPR 8 +#elif defined(__riscv_flen) && __riscv_flen == 32 +# define FPR_L flw +# define FPR_S fsw +# define SZ_FPR 4 +#else +# define SZ_FPR 0 +#endif + +#endif /* _RV_ASM_H */ diff --git a/libitm/config/riscv/sjlj.S b/libitm/config/riscv/sjlj.S new file mode 100644 index 0000000..93f12ec --- /dev/null +++ b/libitm/config/riscv/sjlj.S @@ -0,0 +1,144 @@ +/* Copyright (C) 2022 Free Software Foundation, Inc. + Contributed by Xiongchuan Tan . + + This file is part of the GNU Transactional Memory Library (libitm). + + Libitm is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3 of the License, or + (at your option) any later version. + + Libitm is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. See the GNU General Public License for + more details. + + Under Section 7 of GPL version 3, you are granted additional + permissions described in the GCC Runtime Library Exception, version + 3.1, as published by the Free Software Foundation. + + You should have received a copy of the GNU General Public License and + a copy of the GCC Runtime Library Exception along with this program; + see the files COPYING3 and COPYING.RUNTIME respectively. If not, see + . */ + +#include "asmcfi.h" +#include "asm.h" + + .text + .align 2 + .global _ITM_beginTransaction + .type _ITM_beginTransaction, @function + +_ITM_beginTransaction: + cfi_startproc + mv a1, sp + addi sp, sp, -(LEN_GPR*SZ_GPR+12*SZ_FPR) + cfi_adjust_cfa_offset(LEN_GPR*SZ_GPR+12*SZ_FPR) + + /* Return Address */ + GPR_S ra, 0*SZ_GPR(sp) + cfi_rel_offset(ra, 0*SZ_GPR) + + /* Caller's sp */ + GPR_S a1, 1*SZ_GPR(sp) + + /* Caller's s0/fp */ + GPR_S fp, 2*SZ_GPR(sp) + cfi_rel_offset(fp, 2*SZ_GPR) + + /* Callee-saved registers */ + GPR_S s1, 3*SZ_GPR(sp) + GPR_S s2, 4*SZ_GPR(sp) + GPR_S s3, 5*SZ_GPR(sp) + GPR_S s4, 6*SZ_GPR(sp) + GPR_S s5, 7*SZ_GPR(sp) + GPR_S s6, 8*SZ_GPR(sp) + GPR_S s7, 9*SZ_GPR(sp) + GPR_S s8, 10*SZ_GPR(sp) + GPR_S s9, 11*SZ_GPR(sp) + GPR_S s10, 12*SZ_GPR(sp) + GPR_S s11, 13*SZ_GPR(sp) + +#if defined(__riscv_flen) + /* Callee-saved floating-point registers */ + FPR_S fs0, 0*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs1, 1*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs2, 2*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs3, 3*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs4, 4*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs5, 5*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs6, 6*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs7, 7*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs8, 8*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs9, 9*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs10, 10*SZ_FPR+LEN_GPR*SZ_GPR(sp) + FPR_S fs11, 11*SZ_FPR+LEN_GPR*SZ_GPR(sp) +#endif + mv fp, sp + + /* Invoke GTM_begin_transaction with the struct we've just built. */ + mv a1, sp + jal ra, GTM_begin_transaction + + /* Return; we don't need to restore any of the call-saved regs. */ + GPR_L ra, 0*SZ_GPR(sp) + cfi_restore(ra) + GPR_L fp, 2*SZ_GPR(sp) + cfi_restore(fp) + + addi sp, sp, LEN_GPR*SZ_GPR+12*SZ_FPR + cfi_adjust_cfa_offset(-(LEN_GPR*SZ_GPR+12*SZ_FPR)) + + ret + cfi_endproc + .size _ITM_beginTransaction, . - _ITM_beginTransaction + + .align 2 + .global GTM_longjmp + .hidden GTM_longjmp + .type GTM_longjmp, @function + +GTM_longjmp: + /* The first parameter becomes the return value (a0). + The third parameter is ignored for now. */ + cfi_startproc + GPR_L s1, 3*SZ_GPR(a1) + GPR_L s2, 4*SZ_GPR(a1) + GPR_L s3, 5*SZ_GPR(a1) + GPR_L s4, 6*SZ_GPR(a1) + GPR_L s5, 7*SZ_GPR(a1) + GPR_L s6, 8*SZ_GPR(a1) + GPR_L s7, 9*SZ_GPR(a1) + GPR_L s8, 10*SZ_GPR(a1) + GPR_L s9, 11*SZ_GPR(a1) + GPR_L s10, 12*SZ_GPR(a1) + GPR_L s11, 13*SZ_GPR(a1) + +#if defined(__riscv_flen) + FPR_L fs0, 0*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs1, 1*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs2, 2*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs3, 3*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs4, 4*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs5, 5*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs6, 6*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs7, 7*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs8, 8*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs9, 9*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs10, 10*SZ_FPR+LEN_GPR*SZ_GPR(a1) + FPR_L fs11, 11*SZ_FPR+LEN_GPR*SZ_GPR(a1) +#endif + + GPR_L ra, 0*SZ_GPR(a1) + GPR_L fp, 2*SZ_GPR(a1) + GPR_L a3, 1*SZ_GPR(a1) + cfi_def_cfa(a1, 0) + mv sp, a3 + jr ra + cfi_endproc + .size GTM_longjmp, . - GTM_longjmp + +#ifdef __linux__ +.section .note.GNU-stack, "", @progbits +#endif diff --git a/libitm/config/riscv/target.h b/libitm/config/riscv/target.h new file mode 100644 index 0000000..b8a1665 --- /dev/null +++ b/libitm/config/riscv/target.h @@ -0,0 +1,62 @@ +/* Copyright (C) 2022 Free Software Foundation, Inc. + Contributed by Xiongchuan Tan . + + This file is part of the GNU Transactional Memory Library (libitm). + + Libitm is free software; you can redistribute it and/or modify it + under the terms of the GNU General Public License as published by + the Free Software Foundation; either version 3 of the License, or + (at your option) any later version. + + Libitm is distributed in the hope that it will be useful, but WITHOUT ANY + WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS + FOR A PARTICULAR PURPOSE. See the GNU General Public License for + more details. + + Under Section 7 of GPL version 3, you are granted additional + permissions described in the GCC Runtime Library Exception, version + 3.1, as published by the Free Software Foundation. + + You should have received a copy of the GNU General Public License and + a copy of the GCC Runtime Library Exception along with this program; + see the files COPYING3 and COPYING.RUNTIME respectively. If not, see + . */ + +namespace GTM HIDDEN { + +typedef struct gtm_jmpbuf + { + long int pc; + void *cfa; + long int s[12]; /* Saved registers, s0 is fp */ + +#if __riscv_xlen == 32 + /* Ensure that the stack is 16-byte aligned */ + long int padding[2]; +#endif + + /* FP saved registers */ +#if defined(__riscv_flen) && __riscv_flen == 64 + double fs[12]; +#elif defined(__riscv_flen) && __riscv_flen == 32 + float fs[12]; +#endif + } gtm_jmpbuf; + +/* The size of one line in hardware caches (in bytes). */ +/* 64 bytes is a suggested value in the RVA profiles (see + https://github.com/riscv/riscv-profiles/blob/main/profiles.adoc). */ +#define HW_CACHELINE_SIZE 64 + +static inline void +cpu_relax (void) +{ + #ifdef __riscv_zihintpause + __asm volatile ("pause"); + #else + /* Encoding of the pause instruction */ + __asm volatile (".4byte 0x100000F"); + #endif +} + +} // namespace GTM diff --git a/libitm/configure.tgt b/libitm/configure.tgt index 4c0e78c..635c1d4 100644 --- a/libitm/configure.tgt +++ b/libitm/configure.tgt @@ -82,6 +82,8 @@ EOF loongarch*) ARCH=loongarch ;; + riscv*) ARCH=riscv ;; + sh*) ARCH=sh ;; sparc)