From patchwork Fri Mar 24 12:10:11 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joe Ramsay X-Patchwork-Id: 66847 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 2491E3870898 for ; Fri, 24 Mar 2023 12:11:15 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 2491E3870898 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org; s=default; t=1679659875; bh=P0Kgh6xEKL0daL0fPWvfZfCvdQUm98MY3w5KmB8ejfc=; h=To:CC:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=iL/xBULqwyYnukSW7se4e392q7RffyxOSpoiVH/2C4Itm3td2yx6JmHZdXyjYt4hh C8q8l7L5j2mNHynTCZ7oQjN7yUgksOxLjcswjy1UYcseJXqvtLrjbkWfyCS1fWOpqw Ty/wig8AnwoEWTkSXl9g4R9cm9NRs5MhPCy9jU3I= X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from EUR01-VE1-obe.outbound.protection.outlook.com (mail-ve1eur01on2088.outbound.protection.outlook.com [40.107.14.88]) by sourceware.org (Postfix) with ESMTPS id 2EF163858C50 for ; Fri, 24 Mar 2023 12:10:30 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 2EF163858C50 Received: from DUZPR01CA0329.eurprd01.prod.exchangelabs.com (2603:10a6:10:4ba::28) by PAWPR08MB10307.eurprd08.prod.outlook.com (2603:10a6:102:366::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.38; Fri, 24 Mar 2023 12:10:25 +0000 Received: from DBAEUR03FT059.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:4ba:cafe::be) by DUZPR01CA0329.outlook.office365.com (2603:10a6:10:4ba::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.38 via Frontend Transport; Fri, 24 Mar 2023 12:10:25 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT059.mail.protection.outlook.com (100.127.142.102) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6254.9 via Frontend Transport; Fri, 24 Mar 2023 12:10:25 +0000 Received: ("Tessian outbound 8b05220b4215:v136"); Fri, 24 Mar 2023 12:10:25 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: f53f6ea59f53138e X-CR-MTA-TID: 64aa7808 Received: from 995ba05fd8a4.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 97579606-60A5-4135-918F-80D42B29B143.1; Fri, 24 Mar 2023 12:10:18 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 995ba05fd8a4.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 24 Mar 2023 12:10:18 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UGQ4zfvo7fNUQMRGqVEPog3o9QatBVh1dPP/feDnpuat4+LS6KqlH57lYGb4ySs+I8sW9qLHmv6c2ZitCpaHFJZgntQtktxa5bcceRltGI8OjSWtbznCid5V8Hmb2As8Wofu47knWMYJbGypzO46j5qoLnWh0zJE3tUZwVc3QCZUdyA1BelraXHymTpef2dF2n4wDqc29EZ/6MQBTGSpMwXwOw6lBKLGnHiutBiO+hkWaBd6i8NngZ/Fgw32CLFiCue2vXLv09VJTpLiN5t4oxybwVAtzQf4WYlwE1/88ZC3rnnW7JfxbG6dfYXEtvIdRVrrPXKGyQwqxsx2g/xZLg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=P0Kgh6xEKL0daL0fPWvfZfCvdQUm98MY3w5KmB8ejfc=; b=GhlOmDRqAlehQFAEY3gIh84R1uyKJkHx70CEd3L1EBZ8cMwOSHOGEqy+1Lq/JJam954fhWcudNJHKEGuqYOTXjBXH7pF17JATi3wPfzVLXkZdWepVz27R3y6voojOFP0VO6kVpE1cx4kG9QRi5bYh1eeUqzWHSps5lRCdFQ193O+bMfUx8bgpPZAB+nocgQh96owpqiVj+GMt1kInkVsGhoEq/mqcKD1zqTk6HKejroXvHwFnZBSlqs0uQU+2HeeELurCjKcsqLcavmJNCTncBWq9F9/i2OmvbSnnvPZHcZ2JOIhBd4M4b6py6LiRtwIr1tUlp+jsVaWdJj1S/rv5g== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none Received: from DUZPR01CA0215.eurprd01.prod.exchangelabs.com (2603:10a6:10:4b4::9) by AS8PR08MB9671.eurprd08.prod.outlook.com (2603:10a6:20b:615::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.38; Fri, 24 Mar 2023 12:10:15 +0000 Received: from DBAEUR03FT060.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:4b4:cafe::25) by DUZPR01CA0215.outlook.office365.com (2603:10a6:10:4b4::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6178.38 via Frontend Transport; Fri, 24 Mar 2023 12:10:15 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DBAEUR03FT060.mail.protection.outlook.com (100.127.142.238) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6222.17 via Frontend Transport; Fri, 24 Mar 2023 12:10:15 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.17; Fri, 24 Mar 2023 12:10:14 +0000 Received: from vcn-man-apps.manchester.arm.com (10.32.108.22) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.17 via Frontend Transport; Fri, 24 Mar 2023 12:10:13 +0000 To: CC: Joe Ramsay Subject: [PATCH 2/2] Enable libmvec support for AArch64 Date: Fri, 24 Mar 2023 12:10:11 +0000 Message-ID: <20230324121011.629-2-Joe.Ramsay@arm.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20230324121011.629-1-Joe.Ramsay@arm.com> References: <20230324121011.629-1-Joe.Ramsay@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DBAEUR03FT060:EE_|AS8PR08MB9671:EE_|DBAEUR03FT059:EE_|PAWPR08MB10307:EE_ X-MS-Office365-Filtering-Correlation-Id: 3230bb7b-e603-4594-8d76-08db2c60c00d x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: Ao4Y8M90ycIjD5dUBMe2Ul8nVx0F5ieW1xc58eCve8kG81Tk+q+PTzVARxePbNvhuMU2r1HdSdDO4LKx2YDmIXBYO7XMx4W32Un1ZSk4d0b4xQh8rs/J+WbNFVfLzOFeoqECeV/Ug+l0lnVg3xe7VSn4/M5camv+jasWuE/Vwu92lLwCWBaK2/QSeIHf+avmmMuRZ9rajXRnETJJu7yOKEDWrwnaLRXpZdwTO1ku9MQPj49VzGPptklj4THaKUoHyiW8G5pRDT7IoHoaOuY+wCB65Q8tu2d8g3+E5qDJqjraiiNeeFiKMk9UeyO/nNK9V9Bqa0PR8BHXBb8bKfeoXchpI/OcVTG830dCc0CSJDwU5HVUniDtUBMb+CYMck7p/Osek7+NYgFD6kCXhhzaU6+VV81sGULxKvL74GSDgeHvlXt6FDveqbA+Tn52nRSkB3LaDpw93B/ysO45eR77jLPtFP4ortP7f3nSowOlRtJI2MU12Zna01q4HmYPGd4IV6KpgsESl7V0K7MXUKapUzHLGXo4P97VvqFU+JDZ5EPUxOyjr0X/4ySvqEvFDKq+QWBBvgjMYYB/S3OMybwYjFs8Mf41SKkXgQG9t9pxvEpuyvRKhHLUucvTQdH9Mirsa/Y63tHoYlLQtY9i6/qySJTfGXz4PjvfhS+aDKTFGb1HitmhfP88PWsNKAKP/QE8XtN7uqQ93oMfUKr9ilkR8zzdtRi/rb9LgXTFfrpdn2k= X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230025)(4636009)(136003)(39860400002)(396003)(376002)(346002)(451199018)(40470700004)(46966006)(36840700001)(82740400003)(81166007)(41300700001)(40460700003)(36756003)(1076003)(2616005)(26005)(36860700001)(30864003)(2906002)(5660300002)(8936002)(356005)(40480700001)(336012)(47076005)(316002)(426003)(478600001)(186003)(83380400001)(70206006)(8676002)(6916009)(86362001)(7696005)(4326008)(70586007)(82310400005)(2004002)(36900700001)(579004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB9671 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT059.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 40d15ad8-b998-4a51-b3d3-08db2c60b9e2 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: xDsrIL6CLNI0/9XwAtpTmPQ/eI+QYkj92Gdf6Rei9EPO24lX6w93+Ui+6ZQU5PHvPgFChMbT9/4dUpywXokkzCCiO8OXZ1YOouSLIRhLqDBVub+jhWcTM+kgutwIbNSaG4bBQpD9BmSVMmwV8wjRoxstn68ybGUEgNbtcmadnIixYyvn0GdDL6GYv2ncq+239NwHtmni1SM41FMEpgNIC1VMpG9QbvKlHwz7pbIF6lnbFeskb+sdxs5DW6xYBU4Qa3tgq18Nqy54aAluEMtkASO72JGz/C2J1tvlavLDyh01sq5NoRR+PfLYxZoF0/Vx3yXgHI3n7WNuCMUg+CIjB0qVdlJVvBqzaxz4cqmcX4dAqmmOyzDJPyzQ4dL14f6PEqCoiujVtsCdBuQPkXEpb8eiqJsxPVxB0m9Kb/3oX7aqbey6fHHmGH63auJJgaTqO9nKUTISU3LtmNefVaIk2+7xvN0YEhn51zfxNXrCNk8o79zQgaQW433eJwX9bS3626dvGNUP/CyEDEL0zgvX+toIHYLOe2I0JK+Vi0FTxYYz5abk+WY2y6at1Bxg9OoRrqrxepIMZgHgQ1BrxqQ1IugeMKuKppfSfZl1NBp17ttXonMlzisI3pg6/3qveAT0s6A3WjwlnsZR7pBBAQGxOvKnZceOVfrA3q+5NEl8f3+qhuUUkr1UX9uUCGDUvNUxtjorEsFlv0eyGR8F5Y+Vtw== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230025)(4636009)(346002)(376002)(396003)(136003)(39860400002)(451199018)(46966006)(36840700001)(40470700004)(6916009)(8676002)(4326008)(41300700001)(8936002)(70206006)(70586007)(40460700003)(36756003)(81166007)(1076003)(40480700001)(86362001)(36860700001)(83380400001)(2616005)(26005)(336012)(47076005)(426003)(186003)(82310400005)(478600001)(7696005)(316002)(82740400003)(2906002)(30864003)(5660300002)(2004002)(579004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Mar 2023 12:10:25.3653 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 3230bb7b-e603-4594-8d76-08db2c60c00d X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT059.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: PAWPR08MB10307 X-Spam-Status: No, score=-12.3 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_NUMSUBJECT, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Joe Ramsay via Libc-alpha From: Joe Ramsay Reply-To: Joe Ramsay Errors-To: libc-alpha-bounces+patchwork=sourceware.org@sourceware.org Sender: "Libc-alpha" The proposed change is mainly implementing build infrastructure to add the new routines to ABI, tests and benchmarks. I have demonstrated how this all fits together by adding implementations for vector cos, in both single and double precision, targeting both Advanced SIMD and SVE. The implementations of the routines themselves are just loops over the scalar routine from libm for now, as we are more concerned with getting the plumbing right at this point. We plan to contribute vector routines from the Arm Optimized Routines repo that are compliant with requirements described in the libmvec wiki. Building libmvec requires minimum GCC 10 for SVE ACLE. To avoid raising the minimum GCC by such a big jump, we allow users to disable libmvec if their compiler is too old. Note that at this point users have to manually call the vector math functions. This seems to be acceptable to some downstream users. Thanks, Joe --- INSTALL | 3 + .../bench-libmvec-skeleton.c | 0 manual/install.texi | 3 + sysdeps/aarch64/configure | 47 ++++++++ sysdeps/aarch64/configure.ac | 32 ++++++ sysdeps/aarch64/fpu/Makefile | 66 ++++++++++++ sysdeps/aarch64/fpu/Versions | 8 ++ sysdeps/aarch64/fpu/advsimd_utils.h | 39 +++++++ sysdeps/aarch64/fpu/bits/math-vector.h | 64 +++++++++++ sysdeps/aarch64/fpu/cos_advsimd.c | 28 +++++ sysdeps/aarch64/fpu/cos_sve.c | 27 +++++ sysdeps/aarch64/fpu/cosf_advsimd.c | 28 +++++ sysdeps/aarch64/fpu/cosf_sve.c | 27 +++++ sysdeps/aarch64/fpu/libm-test-ulps | 7 ++ sysdeps/aarch64/fpu/libm-test-ulps-name | 1 + sysdeps/aarch64/fpu/math-tests-arch.h | 33 ++++++ .../fpu/scripts/bench_libmvec_advsimd.py | 90 ++++++++++++++++ .../aarch64/fpu/scripts/bench_libmvec_sve.py | 102 ++++++++++++++++++ sysdeps/aarch64/fpu/sve_utils.h | 55 ++++++++++ .../fpu/test-double-advsimd-wrappers.c | 26 +++++ sysdeps/aarch64/fpu/test-double-advsimd.h | 25 +++++ .../aarch64/fpu/test-double-sve-wrappers.c | 34 ++++++ sysdeps/aarch64/fpu/test-double-sve.h | 26 +++++ .../aarch64/fpu/test-float-advsimd-wrappers.c | 26 +++++ sysdeps/aarch64/fpu/test-float-advsimd.h | 25 +++++ sysdeps/aarch64/fpu/test-float-sve-wrappers.c | 34 ++++++ sysdeps/aarch64/fpu/test-float-sve.h | 26 +++++ .../aarch64/fpu/test-vpcs-vector-wrapper.h | 30 ++++++ .../unix/sysv/linux/aarch64/libmvec.abilist | 4 + sysdeps/x86_64/fpu/Makefile | 2 +- 30 files changed, 917 insertions(+), 1 deletion(-) rename {sysdeps/x86_64/fpu => benchtests}/bench-libmvec-skeleton.c (100%) create mode 100644 sysdeps/aarch64/fpu/Makefile create mode 100644 sysdeps/aarch64/fpu/Versions create mode 100644 sysdeps/aarch64/fpu/advsimd_utils.h create mode 100644 sysdeps/aarch64/fpu/bits/math-vector.h create mode 100644 sysdeps/aarch64/fpu/cos_advsimd.c create mode 100644 sysdeps/aarch64/fpu/cos_sve.c create mode 100644 sysdeps/aarch64/fpu/cosf_advsimd.c create mode 100644 sysdeps/aarch64/fpu/cosf_sve.c create mode 100644 sysdeps/aarch64/fpu/libm-test-ulps create mode 100644 sysdeps/aarch64/fpu/libm-test-ulps-name create mode 100644 sysdeps/aarch64/fpu/math-tests-arch.h create mode 100644 sysdeps/aarch64/fpu/scripts/bench_libmvec_advsimd.py create mode 100755 sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py create mode 100644 sysdeps/aarch64/fpu/sve_utils.h create mode 100644 sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-double-advsimd.h create mode 100644 sysdeps/aarch64/fpu/test-double-sve-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-double-sve.h create mode 100644 sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-float-advsimd.h create mode 100644 sysdeps/aarch64/fpu/test-float-sve-wrappers.c create mode 100644 sysdeps/aarch64/fpu/test-float-sve.h create mode 100644 sysdeps/aarch64/fpu/test-vpcs-vector-wrapper.h create mode 100644 sysdeps/unix/sysv/linux/aarch64/libmvec.abilist diff --git a/INSTALL b/INSTALL index 970d6627e2..ba800e41d6 100644 --- a/INSTALL +++ b/INSTALL @@ -524,6 +524,9 @@ build the GNU C Library: For s390x architecture builds, GCC 7.1 or higher is needed (See gcc Bug 98269). + For AArch64 architecture builds with mathvec enabled, GCC 10 or + higher is needed due to dependency on arm_sve.h. + For multi-arch support it is recommended to use a GCC which has been built with support for GNU indirect functions. This ensures that correct debugging information is generated for functions diff --git a/sysdeps/x86_64/fpu/bench-libmvec-skeleton.c b/benchtests/bench-libmvec-skeleton.c similarity index 100% rename from sysdeps/x86_64/fpu/bench-libmvec-skeleton.c rename to benchtests/bench-libmvec-skeleton.c diff --git a/manual/install.texi b/manual/install.texi index 260f8a5c82..e9c62b51ae 100644 --- a/manual/install.texi +++ b/manual/install.texi @@ -567,6 +567,9 @@ For ARC architecture builds, GCC 8.3 or higher is needed. For s390x architecture builds, GCC 7.1 or higher is needed (See gcc Bug 98269). +For AArch64 architecture builds with mathvec enabled, GCC 10 or higher is needed +due to dependency on arm_sve.h. + For multi-arch support it is recommended to use a GCC which has been built with support for GNU indirect functions. This ensures that correct debugging information is generated for functions selected by IFUNC resolvers. This diff --git a/sysdeps/aarch64/configure b/sysdeps/aarch64/configure index 2130f6b8f8..adc097d4c1 100644 --- a/sysdeps/aarch64/configure +++ b/sysdeps/aarch64/configure @@ -327,3 +327,50 @@ if test $libc_cv_aarch64_sve_asm = yes; then $as_echo "#define HAVE_AARCH64_SVE_ASM 1" >>confdefs.h fi + +if test x"$build_mathvec" = xnotset; then + build_mathvec=yes +fi + +# Check if compiler is sufficient to build mathvec (needs SVE ACLE) +{ $as_echo "$as_me:${as_lineno-$LINENO}: checking for availability of SVE ACLE" >&5 +$as_echo_n "checking for availability of SVE ACLE... " >&6; } +if ${libc_cv_has_sve_acle+:} false; then : + $as_echo_n "(cached) " >&6 +else + if test $build_mathvec = yes; then + cat > conftest.c < +EOF + if ! ${CC-cc} conftest.c -fsyntax-only; then + as_fn_error 1 "mathvec is enabled but compiler does not have SVE ACLE. Either use a compatible compiler or disable mathvec (this results in incomplete ABI)." + fi + rm conftest.c + fi +fi +{ $as_echo "$as_me:${as_lineno-$LINENO}: result: $libc_cv_has_sve_acle" >&5 +$as_echo "$libc_cv_has_sve_acle" >&6; } + +# Check if the local system can run SVE binary +{ $as_echo "$as_me:${as_lineno-$LINENO}: checking for local SVE hardware" >&5 +$as_echo_n "checking for local SVE hardware... " >&6; } +if ${libc_cv_can_run_sve+:} false; then : + $as_echo_n "(cached) " >&6 +else + cat > conftest.c < +int main(void) { + if (! (getauxval (AT_HWCAP) & HWCAP_SVE)) + return 1; + return 0; +} +EOF + libc_cv_can_run_sve=yes + ${CC-cc} conftest.c -o conftest + ./conftest || libc_cv_can_run_sve=no + rm -f conftest* +fi +{ $as_echo "$as_me:${as_lineno-$LINENO}: result: $libc_cv_can_run_sve" >&5 +$as_echo "$libc_cv_can_run_sve" >&6; } +config_vars="$config_vars +aarch64-can-run-sve = $libc_cv_can_run_sve" diff --git a/sysdeps/aarch64/configure.ac b/sysdeps/aarch64/configure.ac index 85c6f76508..543493ffc5 100644 --- a/sysdeps/aarch64/configure.ac +++ b/sysdeps/aarch64/configure.ac @@ -101,3 +101,35 @@ rm -f conftest*]) if test $libc_cv_aarch64_sve_asm = yes; then AC_DEFINE(HAVE_AARCH64_SVE_ASM) fi + +if test x"$build_mathvec" = xnotset; then + build_mathvec=yes +fi + +# Check if compiler is sufficient to build mathvec (needs SVE ACLE) +AC_CACHE_CHECK(for availability of SVE ACLE, libc_cv_has_sve_acle, [dnl + if test $build_mathvec = yes; then + cat > conftest.c < +EOF + if ! ${CC-cc} conftest.c -fsyntax-only; then + as_fn_error 1 "mathvec is enabled but compiler does not have SVE ACLE. Either use a compatible compiler or disable mathvec (this results in incomplete ABI)." + fi + rm conftest.c + fi]) + +# Check if the local system can run SVE binary +AC_CACHE_CHECK(for local SVE hardware, libc_cv_can_run_sve, [dnl + cat > conftest.c < +int main(void) { + if (! (getauxval (AT_HWCAP) & HWCAP_SVE)) + return 1; + return 0; +} +EOF + libc_cv_can_run_sve=yes + ${CC-cc} conftest.c -o conftest + ./conftest || libc_cv_can_run_sve=no + rm -f conftest*]) +LIBC_CONFIG_VAR([aarch64-can-run-sve], [$libc_cv_can_run_sve]) diff --git a/sysdeps/aarch64/fpu/Makefile b/sysdeps/aarch64/fpu/Makefile new file mode 100644 index 0000000000..caf5d60669 --- /dev/null +++ b/sysdeps/aarch64/fpu/Makefile @@ -0,0 +1,66 @@ +float-advsimd-funcs = cos + +double-advsimd-funcs = cos + +float-sve-funcs = cos + +double-sve-funcs = cos + +ifeq ($(subdir),mathvec) +libmvec-support = $(addsuffix f_advsimd,$(float-advsimd-funcs)) \ + $(addsuffix _advsimd,$(double-advsimd-funcs)) \ + $(addsuffix f_sve,$(float-sve-funcs)) \ + $(addsuffix _sve,$(double-sve-funcs)) +endif + +sve-cflags = -march=armv8-a+sve + + +ifeq ($(build-mathvec),yes) +bench-libmvec = $(addprefix float-advsimd-,$(float-advsimd-funcs)) \ + $(addprefix double-advsimd-,$(double-advsimd-funcs)) + +# If not on an SVE-enabled machine, do not add SVE routines to benchmarks. +# The routines are still built. +ifeq ($(aarch64-can-run-sve),yes) + bench-libmvec += $(addprefix float-sve-,$(float-sve-funcs)) \ + $(addprefix double-sve-,$(double-sve-funcs)) +endif +endif + +$(objpfx)bench-float-advsimd-%.c: + $(PYTHON) $(..)sysdeps/aarch64/fpu/scripts/bench_libmvec_advsimd.py $(basename $(@F)) > $@ +$(objpfx)bench-double-advsimd-%.c: + $(PYTHON) $(..)sysdeps/aarch64/fpu/scripts/bench_libmvec_advsimd.py $(basename $(@F)) > $@ +$(objpfx)bench-float-sve-%.c: + $(PYTHON) $(..)sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py $(basename $(@F)) > $@ +$(objpfx)bench-double-sve-%.c: + $(PYTHON) $(..)sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py $(basename $(@F)) > $@ + +ifeq (${STATIC-BENCHTESTS},yes) +libmvec-benchtests = $(common-objpfx)mathvec/libmvec.a $(common-objpfx)math/libm.a +else +libmvec-benchtests = $(libmvec) $(libm) +endif + +$(addprefix $(objpfx)bench-,$(bench-libmvec)): $(libmvec-benchtests) + +ifeq ($(build-mathvec),yes) +libmvec-tests += float-advsimd double-advsimd float-sve double-sve +endif + +define sve-float-cflags-template +CFLAGS-$(1)f_sve.c += $(sve-cflags) +CFLAGS-bench-float-sve-$(1).c += $(sve-cflags) +endef + +define sve-double-cflags-template +CFLAGS-$(1)_sve.c += $(sve-cflags) +CFLAGS-bench-double-sve-$(1).c += $(sve-cflags) +endef + +$(foreach f,$(float-sve-funcs), $(eval $(call sve-float-cflags-template,$(f)))) +$(foreach f,$(double-sve-funcs), $(eval $(call sve-double-cflags-template,$(f)))) + +CFLAGS-test-float-sve-wrappers.c = $(sve-cflags) +CFLAGS-test-double-sve-wrappers.c = $(sve-cflags) diff --git a/sysdeps/aarch64/fpu/Versions b/sysdeps/aarch64/fpu/Versions new file mode 100644 index 0000000000..5222a6f180 --- /dev/null +++ b/sysdeps/aarch64/fpu/Versions @@ -0,0 +1,8 @@ +libmvec { + GLIBC_2.38 { + _ZGVnN2v_cos; + _ZGVnN4v_cosf; + _ZGVsMxv_cos; + _ZGVsMxv_cosf; + } +} diff --git a/sysdeps/aarch64/fpu/advsimd_utils.h b/sysdeps/aarch64/fpu/advsimd_utils.h new file mode 100644 index 0000000000..0dee659056 --- /dev/null +++ b/sysdeps/aarch64/fpu/advsimd_utils.h @@ -0,0 +1,39 @@ +/* Helpers for Advanced SIMD vector math funtions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#define VPCS_ATTR __attribute__ ((aarch64_vector_pcs)) + +#define V_NAME_F1(fun) _ZGVnN4v_##fun##f +#define V_NAME_D1(fun) _ZGVnN2v_##fun +#define V_NAME_F2(fun) _ZGVnN4vv_##fun##f +#define V_NAME_D2(fun) _ZGVnN2vv_##fun + +static __always_inline float32x4_t +v_call_f32 (float (*f) (float), float32x4_t x) +{ + return (float32x4_t){f (x[0]), f (x[1]), f (x[2]), f (x[3])}; +} + +static __always_inline float64x2_t +v_call_f64 (double (*f) (double), float64x2_t x) +{ + return (float64x2_t){f (x[0]), f (x[1])}; +} diff --git a/sysdeps/aarch64/fpu/bits/math-vector.h b/sysdeps/aarch64/fpu/bits/math-vector.h new file mode 100644 index 0000000000..35a6404e15 --- /dev/null +++ b/sysdeps/aarch64/fpu/bits/math-vector.h @@ -0,0 +1,64 @@ +/* Platform-specific SIMD declarations of math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#ifndef _MATH_H +# error "Never include directly;\ + include instead." +#endif + +/* Get default empty definitions for simd declarations. */ +#include + +#if __GNUC_PREREQ (9, 0) +# define __ADVSIMD_VEC_MATH_SUPPORTED +typedef __Float32x4_t __f32x4_t; +typedef __Float64x2_t __f64x2_t; +#elif __clang_major__ >= 8 +# define __ADVSIMD_VEC_MATH_SUPPORTED +typedef __attribute__((__neon_vector_type__(4))) float __f32x4_t; +typedef __attribute__((__neon_vector_type__(2))) double __f64x2_t; +#endif + +#if __GNUC_PREREQ (10, 0) || __clang_major >= 11 +# define __SVE_VEC_MATH_SUPPORTED +typedef __SVFloat32_t __sv_f32_t; +typedef __SVFloat64_t __sv_f64_t; +typedef __SVBool_t __sv_bool_t; +#endif + +/* If vector types and vector PCS are unsupported in the working + compiler, no choice but to omit vector math declarations. */ + +#ifdef __ADVSIMD_VEC_MATH_SUPPORTED + +# define __vpcs __attribute__((__aarch64_vector_pcs__)) + +__vpcs __f32x4_t _ZGVnN4v_cosf (__f32x4_t); +__vpcs __f64x2_t _ZGVnN2v_cos (__f64x2_t); + +#undef __ADVSIMD_VEC_MATH_SUPPORTED +#endif /* __ADVSIMD_VEC_MATH_SUPPORTED */ + +#ifdef __SVE_VEC_MATH_SUPPORTED + +__sv_f32_t _ZGVsMxv_cosf (__sv_f32_t, __sv_bool_t); +__sv_f64_t _ZGVsMxv_cos (__sv_f64_t, __sv_bool_t); + +#undef __SVE_VEC_MATH_SUPPORTED +#endif /* __SVE_VEC_MATH_SUPPORTED */ diff --git a/sysdeps/aarch64/fpu/cos_advsimd.c b/sysdeps/aarch64/fpu/cos_advsimd.c new file mode 100644 index 0000000000..5a42fbb182 --- /dev/null +++ b/sysdeps/aarch64/fpu/cos_advsimd.c @@ -0,0 +1,28 @@ +/* Double-precision vector (Advanced SIMD) cos function. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "advsimd_utils.h" + +VPCS_ATTR +float64x2_t V_NAME_D1 (cos) (float64x2_t x) +{ + return v_call_f64 (cos, x); +} diff --git a/sysdeps/aarch64/fpu/cos_sve.c b/sysdeps/aarch64/fpu/cos_sve.c new file mode 100644 index 0000000000..62bd2ece0e --- /dev/null +++ b/sysdeps/aarch64/fpu/cos_sve.c @@ -0,0 +1,27 @@ +/* Double-precision vector (SVE) cos function. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "sve_utils.h" + +svfloat64_t SV_NAME_D1 (cos) (svfloat64_t x, svbool_t pg) +{ + return sv_call_f64 (cos, x, svdup_n_f64 (0), pg); +} diff --git a/sysdeps/aarch64/fpu/cosf_advsimd.c b/sysdeps/aarch64/fpu/cosf_advsimd.c new file mode 100644 index 0000000000..23f54bd905 --- /dev/null +++ b/sysdeps/aarch64/fpu/cosf_advsimd.c @@ -0,0 +1,28 @@ +/* Single-precision vector (Advanced SIMD) cos function. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "advsimd_utils.h" + +VPCS_ATTR +float32x4_t V_NAME_F1 (cos) (float32x4_t x) +{ + return v_call_f32 (cosf, x); +} diff --git a/sysdeps/aarch64/fpu/cosf_sve.c b/sysdeps/aarch64/fpu/cosf_sve.c new file mode 100644 index 0000000000..0c4e365e1e --- /dev/null +++ b/sysdeps/aarch64/fpu/cosf_sve.c @@ -0,0 +1,27 @@ +/* Single-precision vector (SVE) cos function. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "sve_utils.h" + +svfloat32_t SV_NAME_F1 (cos) (svfloat32_t x, svbool_t pg) +{ + return sv_call_f32 (cosf, x, svdup_n_f32 (0), pg); +} diff --git a/sysdeps/aarch64/fpu/libm-test-ulps b/sysdeps/aarch64/fpu/libm-test-ulps new file mode 100644 index 0000000000..3449c8dfbb --- /dev/null +++ b/sysdeps/aarch64/fpu/libm-test-ulps @@ -0,0 +1,7 @@ +Function: "cos_advsimd": +double: 2 +float: 2 + +Function: "cos_sve": +double: 2 +float: 2 diff --git a/sysdeps/aarch64/fpu/libm-test-ulps-name b/sysdeps/aarch64/fpu/libm-test-ulps-name new file mode 100644 index 0000000000..1f66c5cda0 --- /dev/null +++ b/sysdeps/aarch64/fpu/libm-test-ulps-name @@ -0,0 +1 @@ +AArch64 diff --git a/sysdeps/aarch64/fpu/math-tests-arch.h b/sysdeps/aarch64/fpu/math-tests-arch.h new file mode 100644 index 0000000000..63581db972 --- /dev/null +++ b/sysdeps/aarch64/fpu/math-tests-arch.h @@ -0,0 +1,33 @@ +/* Runtime architecture check for math tests. AArch64 version. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#ifdef REQUIRE_SVE +# include + +# define INIT_ARCH_EXT +# define CHECK_ARCH_EXT \ + do \ + { \ + if (!(getauxval (AT_HWCAP) & HWCAP_SVE)) return; \ + } \ + while (0) + +#else +# include +#endif diff --git a/sysdeps/aarch64/fpu/scripts/bench_libmvec_advsimd.py b/sysdeps/aarch64/fpu/scripts/bench_libmvec_advsimd.py new file mode 100644 index 0000000000..3e124c7810 --- /dev/null +++ b/sysdeps/aarch64/fpu/scripts/bench_libmvec_advsimd.py @@ -0,0 +1,90 @@ +#!/usr/bin/python3 +# Copyright (C) 2023 Free Software Foundation, Inc. +# This file is part of the GNU C Library. +# +# The GNU C Library is free software; you can redistribute it and/or +# modify it under the terms of the GNU Lesser General Public +# License as published by the Free Software Foundation; either +# version 2.1 of the License, or (at your option) any later version. +# +# The GNU C Library is distributed in the hope that it will be useful, +# but WITHOUT ANY WARRANTY; without even the implied warranty of +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU +# Lesser General Public License for more details. +# +# You should have received a copy of the GNU Lesser General Public +# License along with the GNU C Library; if not, see +# . + +import sys + +TEMPLATE = """ +#include +#include + +#define STRIDE {stride} + +#define CALL_BENCH_FUNC(v, i) (__extension__ ({{ \\ + {rtype} mx0 = {fname}(vld1q_f{prec_short} (variants[v].in[i].arg0)); \\ + mx0; }})) + +struct args +{{ + {stype} arg0[STRIDE]; + double timing; +}}; + +struct _variants +{{ + const char *name; + int count; + const struct args *in; +}}; + +static const struct args in0[{rowcount}] = {{ +{in_data} +}}; + +static const struct _variants variants[1] = {{ + {{"", {rowcount}, in0}}, +}}; + +#define NUM_VARIANTS 1 +#define NUM_SAMPLES(i) (variants[i].count) +#define VARIANT(i) (variants[i].name) + +static {rtype} volatile ret; + +#define BENCH_FUNC(i, j) ({{ ret = CALL_BENCH_FUNC(i, j); }}) +#define FUNCNAME "{fname}" +#include +""" + +def main(name): + _, prec, _, func = name.split("-") + scalar_to_advsimd_type = {"double": "float64x2_t", "float": "float32x4_t"} + + stride = {"double": 2, "float": 4}[prec] + rtype = scalar_to_advsimd_type[prec] + atype = scalar_to_advsimd_type[prec] + fname = f"_ZGVnN{stride}v_{func}{'f' if prec == 'float' else ''}" + prec_short = {"double": 64, "float": 32}[prec] + + with open(f"../benchtests/libmvec/{func}-inputs") as f: + in_vals = [l.strip() for l in f.readlines() if l and not l.startswith("#")] + in_vals = [in_vals[i:i+stride] for i in range(0, len(in_vals), stride)] + rowcount= len(in_vals) + in_data = ",\n".join("{{" + ", ".join(row) + "}, 0}" for row in in_vals) + + print(TEMPLATE.format(stride=stride, + rtype=rtype, + atype=atype, + fname=fname, + prec_short=prec_short, + in_data=in_data, + rowcount=rowcount, + stype=prec)) + + +if __name__ == "__main__": + main(sys.argv[1]) diff --git a/sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py b/sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py new file mode 100755 index 0000000000..ad23cb21f6 --- /dev/null +++ b/sysdeps/aarch64/fpu/scripts/bench_libmvec_sve.py @@ -0,0 +1,102 @@ +#!/usr/bin/python3 +# Copyright (C) 2023 Free Software Foundation, Inc. +# This file is part of the GNU C Library. +# +# The GNU C Library is free software; you can redistribute it and/or +# modify it under the terms of the GNU Lesser General Public +# License as published by the Free Software Foundation; either +# version 2.1 of the License, or (at your option) any later version. +# +# The GNU C Library is distributed in the hope that it will be useful, +# but WITHOUT ANY WARRANTY; without even the implied warranty of +# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU +# Lesser General Public License for more details. +# +# You should have received a copy of the GNU Lesser General Public +# License along with the GNU C Library; if not, see +# . + +import sys + +TEMPLATE = """ +#include +#include + +#define MAX_STRIDE {max_stride} +#define STRIDE {stride} +#define PTRUE svptrue_b{prec_short} +#define SV_LOAD svld1_f{prec_short} +#define SV_STORE svst1_f{prec_short} + + +#define CALL_BENCH_FUNC(v, i) (__extension__ ({{ \\ + {rtype} mx0 = {fname}(SV_LOAD (PTRUE(), variants[v].in[i].arg0), PTRUE()); \\ + mx0; }})) + +struct args +{{ + {stype} arg0[MAX_STRIDE]; + double timing; +}}; + +struct _variants +{{ + const char *name; + int count; + const struct args *in; +}}; + +static const struct args in0[{rowcount}] = {{ +{in_data} +}}; + +static const struct _variants variants[1] = {{ + {{"", {rowcount}, in0}}, +}}; + +#define NUM_VARIANTS 1 +#define NUM_SAMPLES(i) (variants[i].count) +#define VARIANT(i) (variants[i].name) + +// Cannot pass volatile pointer to svst1. This still does not appear to get optimised out. +static {stype} /*volatile*/ ret[MAX_STRIDE]; + +#define BENCH_FUNC(i, j) ({{ SV_STORE(PTRUE(), ret, CALL_BENCH_FUNC(i, j)); }}) +#define FUNCNAME "{fname}" +#include +""" + +def main(name): + _, prec, _, func = name.split("-") + scalar_to_sve_type = {"double": "svfloat64_t", "float": "svfloat32_t"} + + stride = {"double": "svcntd()", "float": "svcntw()"}[prec] + rtype = scalar_to_sve_type[prec] + atype = scalar_to_sve_type[prec] + fname = f"_ZGVsMxv_{func}{'f' if prec == 'float' else ''}" + prec_short = {"double": 64, "float": 32}[prec] + # Max SVE vector length is 2048 bits. To ensure benchmarks are + # vector-length-agnostic, but still use as wide vectors as + # possible on any given target, divide input data into 2048-bit + # rows, then load/store as many elements as the target will allow. + max_stride = 2048 // prec_short + + with open(f"../benchtests/libmvec/{func}-inputs") as f: + in_vals = [l.strip() for l in f.readlines() if l and not l.startswith("#")] + in_vals = [in_vals[i:i+max_stride] for i in range(0, len(in_vals), max_stride)] + rowcount= len(in_vals) + in_data = ",\n".join("{{" + ", ".join(row) + "}, 0}" for row in in_vals) + + print(TEMPLATE.format(stride=stride, + rtype=rtype, + atype=atype, + fname=fname, + prec_short=prec_short, + in_data=in_data, + rowcount=rowcount, + stype=prec, + max_stride=max_stride)) + + +if __name__ == "__main__": + main(sys.argv[1]) diff --git a/sysdeps/aarch64/fpu/sve_utils.h b/sysdeps/aarch64/fpu/sve_utils.h new file mode 100644 index 0000000000..5ce3d2e8d6 --- /dev/null +++ b/sysdeps/aarch64/fpu/sve_utils.h @@ -0,0 +1,55 @@ +/* Helpers for SVE vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#define SV_NAME_F1(fun) _ZGVsMxv_##fun##f +#define SV_NAME_D1(fun) _ZGVsMxv_##fun +#define SV_NAME_F2(fun) _ZGVsMxvv_##fun##f +#define SV_NAME_D2(fun) _ZGVsMxvv_##fun + +static __always_inline svfloat32_t +sv_call_f32 (float (*f) (float), svfloat32_t x, svfloat32_t y, svbool_t cmp) +{ + svbool_t p = svpfirst (cmp, svpfalse ()); + while (svptest_any (cmp, p)) + { + float elem = svclastb_n_f32 (p, 0, x); + elem = (*f) (elem); + svfloat32_t y2 = svdup_n_f32 (elem); + y = svsel_f32 (p, y2, y); + p = svpnext_b32 (cmp, p); + } + return y; +} + +static __always_inline svfloat64_t +sv_call_f64 (double (*f) (double), svfloat64_t x, svfloat64_t y, svbool_t cmp) +{ + svbool_t p = svpfirst (cmp, svpfalse ()); + while (svptest_any (cmp, p)) + { + double elem = svclastb_n_f64 (p, 0, x); + elem = (*f) (elem); + svfloat64_t y2 = svdup_n_f64 (elem); + y = svsel_f64 (p, y2, y); + p = svpnext_b64 (cmp, p); + } + return y; +} diff --git a/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c b/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c new file mode 100644 index 0000000000..52e330f469 --- /dev/null +++ b/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c @@ -0,0 +1,26 @@ +/* Scalar wrappers for double-precision Advanced SIMD vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "test-double-advsimd.h" + +#define VEC_TYPE float64x2_t + +VPCS_VECTOR_WRAPPER(cos_advsimd, _ZGVnN2v_cos) diff --git a/sysdeps/aarch64/fpu/test-double-advsimd.h b/sysdeps/aarch64/fpu/test-double-advsimd.h new file mode 100644 index 0000000000..8bd32b97fa --- /dev/null +++ b/sysdeps/aarch64/fpu/test-double-advsimd.h @@ -0,0 +1,25 @@ +/* Test declarations for double-precision Advanced SIMD vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "test-double.h" +#include "test-math-vector.h" +#include "test-vpcs-vector-wrapper.h" + +#define VEC_SUFF _advsimd +#define VEC_LEN 2 diff --git a/sysdeps/aarch64/fpu/test-double-sve-wrappers.c b/sysdeps/aarch64/fpu/test-double-sve-wrappers.c new file mode 100644 index 0000000000..8edc5ed5ab --- /dev/null +++ b/sysdeps/aarch64/fpu/test-double-sve-wrappers.c @@ -0,0 +1,34 @@ +/* Scalar wrappers for double-precision SVE vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "test-double-sve.h" + +/* Wrapper from scalar to SVE function. Cannot just use VECTOR_WRAPPER due to predication. */ +#define SVE_VECTOR_WRAPPER(scalar_func, vector_func) \ + extern VEC_TYPE vector_func (VEC_TYPE, svbool_t); \ +FLOAT scalar_func (FLOAT x) \ +{ \ + VEC_TYPE mx = svdup_n_f64 (x); \ + VEC_TYPE mr = vector_func (mx, svptrue_b64 ()); \ + return svlastb_f64 (svptrue_b64 (), mr); \ +} + +SVE_VECTOR_WRAPPER(cos_sve, _ZGVsMxv_cos) diff --git a/sysdeps/aarch64/fpu/test-double-sve.h b/sysdeps/aarch64/fpu/test-double-sve.h new file mode 100644 index 0000000000..857a40861d --- /dev/null +++ b/sysdeps/aarch64/fpu/test-double-sve.h @@ -0,0 +1,26 @@ +/* Test declarations for double-precision SVE vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "test-double.h" +#include "test-math-vector.h" + +#define REQUIRE_SVE +#define VEC_SUFF _sve +#define VEC_LEN svcntd() +#define VEC_TYPE svfloat64_t diff --git a/sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c b/sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c new file mode 100644 index 0000000000..3577ca93b8 --- /dev/null +++ b/sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c @@ -0,0 +1,26 @@ +/* Scalar wrappers for single-precision Advanced SIMD vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "test-float-advsimd.h" + +#define VEC_TYPE float32x4_t + +VPCS_VECTOR_WRAPPER(cosf_advsimd, _ZGVnN4v_cosf) diff --git a/sysdeps/aarch64/fpu/test-float-advsimd.h b/sysdeps/aarch64/fpu/test-float-advsimd.h new file mode 100644 index 0000000000..86fce613cd --- /dev/null +++ b/sysdeps/aarch64/fpu/test-float-advsimd.h @@ -0,0 +1,25 @@ +/* Test declarations for singlex-precision Advanced SIMD vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "test-float.h" +#include "test-math-vector.h" +#include "test-vpcs-vector-wrapper.h" + +#define VEC_SUFF _advsimd +#define VEC_LEN 4 diff --git a/sysdeps/aarch64/fpu/test-float-sve-wrappers.c b/sysdeps/aarch64/fpu/test-float-sve-wrappers.c new file mode 100644 index 0000000000..b6a944d502 --- /dev/null +++ b/sysdeps/aarch64/fpu/test-float-sve-wrappers.c @@ -0,0 +1,34 @@ +/* Scalar wrappers for single-precision SVE vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#include "test-float-sve.h" + +/* Wrapper from scalar to SVE function. Cannot just use VECTOR_WRAPPER due to predication. */ +#define SVE_VECTOR_WRAPPER(scalar_func, vector_func) \ + extern VEC_TYPE vector_func (VEC_TYPE, svbool_t); \ +FLOAT scalar_func (FLOAT x) \ +{ \ + VEC_TYPE mx = svdup_n_f32 (x); \ + VEC_TYPE mr = vector_func (mx, svptrue_b32 ()); \ + return svlastb_f32 (svptrue_b32 (), mr); \ +} + +SVE_VECTOR_WRAPPER(cosf_sve, _ZGVsMxv_cosf) diff --git a/sysdeps/aarch64/fpu/test-float-sve.h b/sysdeps/aarch64/fpu/test-float-sve.h new file mode 100644 index 0000000000..d6e122cf67 --- /dev/null +++ b/sysdeps/aarch64/fpu/test-float-sve.h @@ -0,0 +1,26 @@ +/* Test declarations for single-precision SVE vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "test-float.h" +#include "test-math-vector.h" + +#define REQUIRE_SVE +#define VEC_SUFF _sve +#define VEC_LEN svcntw() +#define VEC_TYPE svfloat32_t diff --git a/sysdeps/aarch64/fpu/test-vpcs-vector-wrapper.h b/sysdeps/aarch64/fpu/test-vpcs-vector-wrapper.h new file mode 100644 index 0000000000..eb0f0db838 --- /dev/null +++ b/sysdeps/aarch64/fpu/test-vpcs-vector-wrapper.h @@ -0,0 +1,30 @@ +/* Scalar wrapper for vpcs-enabled Advanced SIMD vector math functions. + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#define VPCS_VECTOR_WRAPPER(scalar_func, vector_func) \ +extern __attribute__ ((aarch64_vector_pcs)) VEC_TYPE vector_func (VEC_TYPE); \ +FLOAT scalar_func (FLOAT x) \ +{ \ + int i; \ + VEC_TYPE mx; \ + INIT_VEC_LOOP (mx, x, VEC_LEN); \ + VEC_TYPE mr = vector_func (mx); \ + TEST_VEC_LOOP (mr, VEC_LEN); \ + return ((FLOAT) mr[0]); \ +} diff --git a/sysdeps/unix/sysv/linux/aarch64/libmvec.abilist b/sysdeps/unix/sysv/linux/aarch64/libmvec.abilist new file mode 100644 index 0000000000..13af421af2 --- /dev/null +++ b/sysdeps/unix/sysv/linux/aarch64/libmvec.abilist @@ -0,0 +1,4 @@ +GLIBC_2.38 _ZGVnN2v_cos F +GLIBC_2.38 _ZGVnN4v_cosf F +GLIBC_2.38 _ZGVsMxv_cos F +GLIBC_2.38 _ZGVsMxv_cosf F diff --git a/sysdeps/x86_64/fpu/Makefile b/sysdeps/x86_64/fpu/Makefile index 7233174ede..e5cb4cc568 100644 --- a/sysdeps/x86_64/fpu/Makefile +++ b/sysdeps/x86_64/fpu/Makefile @@ -94,7 +94,7 @@ endif $(addprefix $(objpfx)bench-,$(bench-libmvec-double)): $(libmvec-benchtests) $(addprefix $(objpfx)bench-,$(bench-libmvec-float)): $(libmvec-benchtests) -bench-libmvec-deps = $(..)sysdeps/x86_64/fpu/bench-libmvec-skeleton.c bench-timing.h Makefile +bench-libmvec-deps = $(..)benchtests/bench-libmvec-skeleton.c bench-timing.h Makefile $(objpfx)bench-float-%.c: $(bench-libmvec-deps) { if [ -n "$($*-INCLUDE)" ]; then \