Toggle navigation
Patchwork
GNU C Library (glibc)
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Series =
RISC-V: Add vector ISA support
| State =
Action Required
| Archived =
No
| 5 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not applicable
Changes Requested
Failed CI
Superseded
Deferred
Committed
Dropped
DCO or assignment missing
Search
Archived
No
Yes
Both
Delegate
------
Nobody
siddhesh
siddhesh
siddhesh
codonell
azanella
gbenson
jankratochvil
ppluzhnikov
neleai
tromey
palves
keiths
sergiodj
StanShebs
teawater
simark
rth
roland
davem
schwab
Allan
aj
ldv
tschwinge
tschwinge
tschwinge
andreaskr
fweimer
ChrisMetcalf
jsm28
aurel32
will
vapier
vapier
tuliom
hjl
triegel
jwlemke
cltang
macro
nsz
pwbot
arjun
stli
ludo
rj
zack
mfabian
rluzynski
dj
sthibaul
mscastanho
lamm
girish946
maennich
dodji
zimmerma
rzinsly
lukma
mjw
goldsteinn
raoni
jason
jwakely
jwakely
maximk
trodgers
trodgers
ams
ams
ams
rearnsha
siddhesh_staff
lancesix
aburgess
Apply
Patch
Series
rb/tb
S/W/F
Date
Submitter
Delegate
State
[RFC,5/5] RISC-V: Expand PTHREAD_STACK_MIN to support RVV environment
RISC-V: Add vector ISA support
- -
2
-
-
2021-09-13
Vincent Chen
New
[RFC,4/5] RISC-V: Extend MINSIGSTKSZ and SIGSTKSZ to backup RVV registers
RISC-V: Add vector ISA support
- -
1
-
-
2021-09-13
Vincent Chen
New
[RFC,3/5] RISC-V: Save and restore VCSR when doing user context switch
RISC-V: Add vector ISA support
- -
1
-
-
2021-09-13
Vincent Chen
New
[RFC,2/5] RISC-V: Reserve about 5K space in mcontext_t to support future ISA expansion.
RISC-V: Add vector ISA support
- -
1
-
-
2021-09-13
Vincent Chen
New
[RFC,1/5] RISC-V: Remove riscv-specific sigcontext.h
RISC-V: Add vector ISA support
- -
1
-
-
2021-09-13
Vincent Chen
New