| Message ID | patch-20509-tamar@arm.com |
|---|---|
| State | Committed |
| Headers |
Return-Path: <gcc-patches-bounces~patchwork=sourceware.org@gcc.gnu.org> X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from vm01.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 9A2024BA23F7 for <patchwork@sourceware.org>; Wed, 6 May 2026 13:02:06 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 9A2024BA23F7 Authentication-Results: sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=N9GvnIgk; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=N9GvnIgk X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from AS8PR04CU009.outbound.protection.outlook.com (mail-westeuropeazon11011008.outbound.protection.outlook.com [52.101.70.8]) by sourceware.org (Postfix) with ESMTPS id 0229E4BA2E39; Wed, 6 May 2026 13:01:18 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 0229E4BA2E39 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 0229E4BA2E39 Authentication-Results: sourceware.org; arc=pass smtp.remote-ip=52.101.70.8 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1778072479; cv=pass; b=YddE1Fn3Ffg/bGWY+/uH1kBJz1Gu6AZkw/Yl2XbzmdD3WYcVXzjvpY9DHPultetGmJ1I5m0cu3TYgB8kiq1Xgs30DiwdNZA/rPIVqanTp3bTekOC3teF2v8AyEX+tKGXgaIGEhpF66Dt/2Ekw0CVoVRjlgY/4I/x+SjZFfeaG2o= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1778072479; c=relaxed/simple; bh=rFX4Mx6jrAwfc8i1+nE+eF4jTFHrvKdriA5wF7j1f00=; h=DKIM-Signature:DKIM-Signature:Date:From:To:Subject:Message-ID: MIME-Version; b=QOswgOq4NYFWVOa3piseX9CI5qaZNem0TQd5If4qOa+0YQEr21VoATaNa+V5Nb6sJdZGYb4tVKjPnQ9rO2L/k2mHC+pQ3cvWq6sxZwYWxLVnjuyRIINrY7n95LiJlkKc0zD8+YQTRY5q4m8XGikapooqWLT3JEAvUW4oVu5MTY8= ARC-Authentication-Results: i=3; sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=N9GvnIgk; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=N9GvnIgk DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 0229E4BA2E39 ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=dY+rpDxaFqQxnC+80SS4UTQPSxaIm2KUw3nenVPhsq+tNXy120hZL9dUVBLz4WP1LP612Rjd5vkcxl3UdGGI0G6YfRz+CYcfrhfGhywxAzxkk3j9a+IkkvLM90NrNDysNnfxrxh6VR6Np9Npo3c1usovBa/A/RO3RQfs7AUDKMy8c7+csfqXBz8ha2D9FQfuq33Dq+rDlaLOly/3ZrDd50i/fwXPRfMxfjovxAZ/4KuDBlVUAfjKi1DY57/H8dp67bDtfqNJHWxQ0c1MgOGVk8qWCQqkwUW3unfUlfa/JZ8qcX5vV6zpygp98tsRjKlvGGzi7x1sipC/P4F3/Ti6qA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Iyko5i/wITSh1Tv9btbIvZq2zu+QiPI4j6/639WmzTk=; b=aifC0UnSRWz/WS/TO2KlxOQKzhaS2s3LxIB0ZfoIrZ/yVBh+9vgF1gFChyI7w+lT6uYefFUnFIz08FTzd1WCM7XYCR9X2erdQGOirhPPeG9mPgM8kN/jrrTRkC45oEKRwbEu60ZbPs2gByUFmGxSQMM/v9BHgKk5k8ICopjE/A9dn/5owcboxvPfMbl4EG8IbBs/bsR6aWIs/jtFG0Wz8daMDKoTVdTnzhALnhYB/GyEi3d9VkAbZ73AHWCLIw/YKrD7CvUjGZFf6aOLT0+jXDFHcmnTF0HAL7A++fvShB5JYULJ3In5R6nJT+N9XsKwdhSF5OKA7Ue1Sp8RDADFQw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 4.158.2.129) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Iyko5i/wITSh1Tv9btbIvZq2zu+QiPI4j6/639WmzTk=; b=N9GvnIgkUUy9NhFruKfm9berKACqJUggSxG4e2QiPfy/UFHimjrbq18VengtGpYn6wYn2qXS9xxRyUrxVW42PMS3yg6woS7CDmWGIf9O/SCxN/5LKBlOCThv43r6/3GHFw9QieAI4m5jMI2xhBISZQ2LjaBF9hOz5T1XrN3caRc= Received: from CWLP265CA0354.GBRP265.PROD.OUTLOOK.COM (2603:10a6:401:5a::30) by AM9PR08MB5876.eurprd08.prod.outlook.com (2603:10a6:20b:2d5::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.15; Wed, 6 May 2026 13:01:15 +0000 Received: from AM4PEPF00027A66.eurprd04.prod.outlook.com (2603:10a6:401:5a:cafe::bf) by CWLP265CA0354.outlook.office365.com (2603:10a6:401:5a::30) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9891.15 via Frontend Transport; Wed, 6 May 2026 13:01:15 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 4.158.2.129) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 4.158.2.129 as permitted sender) receiver=protection.outlook.com; client-ip=4.158.2.129; helo=outbound-uk1.az.dlp.m.darktrace.com; pr=C Received: from outbound-uk1.az.dlp.m.darktrace.com (4.158.2.129) by AM4PEPF00027A66.mail.protection.outlook.com (10.167.16.91) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.9891.9 via Frontend Transport; Wed, 6 May 2026 13:01:15 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=WyC5TcDI/rThx4UCCh6DAtrUN8YflfrWYl0oFF08cBHZ+kj91JmYimwbUr41lf8l+2iQBzb2b8kHaib2VnX5PFdAiuExgCQS+u3HgwIw5czZR2X61oR2758rFUDrPISlCuIsN7BsLFGR+jML4xpvjstv1Fp7U+dgcloOk83klCVvFMECL99A4Ld36916veYBZ8iKZwUgpE6Xu3vQfwp3xcB5K8stljkXV+i/i5rpEz8++zAsIWF9rfW6KPOaRM0LhdAeZdfRtYx8LISq82L+kJDzpHHgIdYmBAJV/mf7+SyCrpXBuvIPdz/IvxouEnN4W6NffL9ai2imVNkxag9ycA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Iyko5i/wITSh1Tv9btbIvZq2zu+QiPI4j6/639WmzTk=; b=Q8OcU6bDc4osK8T7Tc7NDhWy70QmmL/oiOtxQhqQe17J2u/qR/VVfCZaP+kcVLGBkAZT3AjtPFRuYJbM/dRKm+wPf8ShjXQA9dkLOE8LjLMOiXBiDjHvC08v3MRTeb8xA2HXBP83CW2vnjmAd0+0+rv0J+lW2FOri7xFLyY2WPM5iX8LXbnBO6xKs5yKIQTfxywx1SzIFDI+dViaXtL57Be4lbOn6XVR/i6hCuV9ICR/EQQt+yojrq8WBmD+mUxQJSoWNIdw4r877bmfhZVeG5C4cI5EvbmEdjp2BM2rx2urQevZhrOgbCVT98VH+DUFwUfHg7jjAHLX1NUaZ8cYSg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=Iyko5i/wITSh1Tv9btbIvZq2zu+QiPI4j6/639WmzTk=; b=N9GvnIgkUUy9NhFruKfm9berKACqJUggSxG4e2QiPfy/UFHimjrbq18VengtGpYn6wYn2qXS9xxRyUrxVW42PMS3yg6woS7CDmWGIf9O/SCxN/5LKBlOCThv43r6/3GHFw9QieAI4m5jMI2xhBISZQ2LjaBF9hOz5T1XrN3caRc= Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from VI0PR08MB10392.eurprd08.prod.outlook.com (2603:10a6:800:210::10) by AS2PR08MB8456.eurprd08.prod.outlook.com (2603:10a6:20b:55c::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9891.15; Wed, 6 May 2026 13:00:12 +0000 Received: from VI0PR08MB10392.eurprd08.prod.outlook.com ([fe80::cd7c:e19a:2072:75cc]) by VI0PR08MB10392.eurprd08.prod.outlook.com ([fe80::cd7c:e19a:2072:75cc%4]) with mapi id 15.20.9870.023; Wed, 6 May 2026 13:00:12 +0000 Date: Wed, 6 May 2026 14:00:09 +0100 From: Tamar Christina <tamar.christina@arm.com> To: gcc-patches@gcc.gnu.org Cc: nd@arm.com, Richard.Earnshaw@arm.com, ktkachov@gcc.gnu.org, alex.coplan@arm.com, andrew.pinski@oss.qualcomm.com, wilco.dijkstra@arm.com, alice.carlotti@arm.com Subject: [PATCH]AArch64: Turn on GPR narrowing pass by default Message-ID: <patch-20509-tamar@arm.com> Content-Type: multipart/mixed; boundary="xdDxq7I3YdfdCHrD" Content-Disposition: inline X-ClientProxiedBy: LO4P123CA0010.GBRP123.PROD.OUTLOOK.COM (2603:10a6:600:150::15) To VI0PR08MB10392.eurprd08.prod.outlook.com (2603:10a6:800:210::10) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: VI0PR08MB10392:EE_|AS2PR08MB8456:EE_|AM4PEPF00027A66:EE_|AM9PR08MB5876:EE_ X-MS-Office365-Filtering-Correlation-Id: ed46eded-a571-4186-4927-08deab6f8e9d x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|366016|6049299003|376014|4053099003|56012099003|18002099003; X-Microsoft-Antispam-Message-Info-Original: 0VNZ/Sov7Z7j/s9OzKLpnTonqBgPLvv5ijSwzwhjgkLNyxwctttqOq4oABUE75ubREQPlQNVylzJE0z4Ef8uq3nL+Hy72WMxNAfps0ElOuSEHl5upw1jgLev0Z43CTb5zd+JELSYUcJfQnfwZ5XFFsVoswy9I4lbUepx0XIvMXC/BEQPM2OjFvq3239owb8rZeQdxVGAjpo4mB2GEN+geF5HusuRhXWh3PzYdh2K4lvO+arZy+NkYP3/DDtTzS4o72TUzqZZgxBYMvGHmB6BX26DRvuNPOEiZnaQiBGsse04yx7LwYSmaCCubZQwe+bQMXqgfUwP1W3LwBhJgtJjXvuq3TTOUZ+JszetgUbcatP0b9yJ2NDWHGadK8n45M/1vVX/+96JmvN3DXCoB41FzXuI5sQYALVmoQHXe+Ufzsq01DAKTGSgFeRu1LwfmolEWT0xJ37D+lDbY8xTxY0geGXRXWRyZ+PcSf87mqOuF164eGP5NaZenETsBtffD380mXS6lU0hrGazsOBbmMY4VdXZSPFzrHCOWd0Kx0JgXbVTOC8bJqMhZNedWM1NQbNskv/QLF14hLHs042ttflBOfiNUH1essNr1uPyRbWVf46yCWDcDXNqf2/IwU4UYWoCwsgQkor34ZDGhpxbYMNQP1wUSEAidQwI5v/sUQp1JCjsCG2Q8RhwyKZEhA1F1dWG X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:VI0PR08MB10392.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230040)(1800799024)(366016)(6049299003)(376014)(4053099003)(56012099003)(18002099003); DIR:OUT; SFP:1101; X-Exchange-RoutingPolicyChecked: d2ocp0Y5qVf+1FbYNhKLYTUbrgV4s7JXNYbMp/fec3/p1/1V2ePJBz6xqOM6NbgQwXENf3xPGO0fFYpcVLGYnuwxnyCeXZ+nKrteUAJk98Dm4xqW4rnmqcmEG1iD21pYRmZ62i1JBCdd+4CHgYsPnG+lXaAJqhtEztreCJAIAnluyOi/udX65Gf77GTqbGXTzszL/AIN2l1xN1QCTg+gczsH1wW7NmlwWigV95FeWLuVNP+w/wk0xiF3xx1V9dVyORvXgjiklQwScpP3sMSVjcyrkha/uDypyS4Nj5SzbYeDW/8x+fSWrLoNY+hUF+yaZBh7GwswP0FTZnNOiTQP3g== X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB8456 X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM4PEPF00027A66.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: d384ff68-45d6-43c5-b95a-08deab6f68c6 X-Microsoft-Antispam: BCL:0; ARA:13230040|6049299003|36860700016|376014|82310400026|14060799003|1800799024|35042699022|4053099003|56012099003|18002099003; X-Microsoft-Antispam-Message-Info: vmsgBhATzb5Y1gv/2IqxdysC/8qPtXkgke8sIX7E4WQu/eJXGTf7sNM+kDvws8y60N7IAbwzbf1bkfdvkr4fIL8zntQCaUMUsBNswDWJmlRAVO/QZ51Q3yybSzDbY1nNxaXam2kDOCC15xqld+18qAvJ/B/rzQVI7KEjfj7rdhKD3kU5nWoK7YB8xIg53Czf7u2WYFEJS/Y5fV0e8+VWPysTpABVWnCu6gmujqEnizRTJKuZMraEU3csu32PdgnAAzpC1eZLVjv8SGV5tlGQYlSLJ8sCwZUOMkNv77rn21e42kwH03aK72r4XWsWz9fX6at44JBH5DHwWHlb9JGgRHtYXAi2z+JrS+OHFkjkzff5nk0THZGUf8pohuIbYUltPC91Rs8IxqzteswwGgsnDOHuKf9aE2ZOkTP/29hW4zgdiBajxkotBmtay9eo1m07kfAVozpBaLI4zSNuFIQet0L+f8/R6PVIaassaKiIGQRa1T8ctKe7P7m88wAWv4CYTjRUONXj/Kjpg7Ot2FyfNw8rauu+pZC3Vc4Pt07WiThbxywyKuhXYBiwUWKITM8Bs2XoZr1/ApNNGmZJQVgdeaWvzeQuiZoylaGNsbm/BgQ2wOdW2buzzBcAfEPRssmEPFNFlH15zicKQcNKc+vOXvp5PslaTQ5gwt2wFMkD69vuxwEUc9UEaQkevKuL/ZUnOkZGl/XoyO1d7XVb7yNtqyDb+l1O8wENMDOB3Bq6eBE= X-Forefront-Antispam-Report: CIP:4.158.2.129; CTRY:GB; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:outbound-uk1.az.dlp.m.darktrace.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(6049299003)(36860700016)(376014)(82310400026)(14060799003)(1800799024)(35042699022)(4053099003)(56012099003)(18002099003); DIR:OUT; SFP:1101; X-MS-Exchange-AntiSpam-MessageData-ChunkCount: 1 X-MS-Exchange-AntiSpam-MessageData-0: GTNmL9RLppJGwmBkESK5SVfG0aDtyDUT+Hjp1pkCXClwb7X/oK5HPm0f8d+/zFESow3tL+g1+0SOomDdJp3KBV8Mvhyc/toU1oLAwus1FOvmloPRD6+ZYQPO2lJULScdop7SXp6AmYW+Jt3ndo7qhW8I8bNMJwmoJDUYAPTh9x3zPl+O6FyTGMqkdFmM0Bha1Z91KMNhqIzjWwTweBUg8dsFRTz/P1KgvgHTAO4piG3hwSUle8JOC1yBULz74dzAn/8tNbkZq3q55hD8+/bBeaUaOhmwKCmoUXz9Mgm0AIo3HtVKFPx1t9d72Zz4CXDF1rAMK7f5YDKjIRhYQ9+x7inS/FzIX91oSlgoVCS8miFI+RKAndOd++8OMI4lOgGfKj5K/s2CUynITcvtiHqQjQHyWBNF7jWOUHfLCqi9u7qnLxQouCEgMY+sXWiA442o X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 May 2026 13:01:15.4494 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: ed46eded-a571-4186-4927-08deab6f8e9d X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[4.158.2.129]; Helo=[outbound-uk1.az.dlp.m.darktrace.com] X-MS-Exchange-CrossTenant-AuthSource: AM4PEPF00027A66.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM9PR08MB5876 X-Spam-Status: No, score=-11.5 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_PASS, SPF_NONE, TXREP, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list <gcc-patches.gcc.gnu.org> List-Unsubscribe: <https://gcc.gnu.org/mailman/options/gcc-patches>, <mailto:gcc-patches-request@gcc.gnu.org?subject=unsubscribe> List-Archive: <https://gcc.gnu.org/pipermail/gcc-patches/> List-Post: <mailto:gcc-patches@gcc.gnu.org> List-Help: <mailto:gcc-patches-request@gcc.gnu.org?subject=help> List-Subscribe: <https://gcc.gnu.org/mailman/listinfo/gcc-patches>, <mailto:gcc-patches-request@gcc.gnu.org?subject=subscribe> Errors-To: gcc-patches-bounces~patchwork=sourceware.org@gcc.gnu.org |
| Series |
AArch64: Turn on GPR narrowing pass by default
|
|
Commit Message
Tamar Christina
May 6, 2026, 1 p.m. UTC
This turns on the GPR narrowing pass for all AArch64 targets. Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. Any objections? Thanks, Tamar gcc/ChangeLog: * config/aarch64/aarch64-tuning-flags.def (AARCH64_EXTRA_TUNE_BASE): Add AARCH64_EXTRA_TUNE_NARROW_GP_WRITES. --- --
Comments
Hi Tamar, > This turns on the GPR narrowing pass for all AArch64 targets. > > Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. > > Any objections? LGTM. Cheers, Wilco
On 06/05/2026 14:00, Tamar Christina wrote: > This turns on the GPR narrowing pass for all AArch64 targets. In principle this sounds good, although maybe it should go in after Soumya's fix for PR124895 to minimize noise for folks that are testing the trunk. > > Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. > > Any objections? > > Thanks, > Tamar > > gcc/ChangeLog: > > * config/aarch64/aarch64-tuning-flags.def > (AARCH64_EXTRA_TUNE_BASE): Add AARCH64_EXTRA_TUNE_NARROW_GP_WRITES. > > --- > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def b/gcc/config/aarch64/aarch64-tuning-flags.def > index 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a6585b558581a7bef6f54 100644 > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > /* Baseline tuning settings suitable for all modern cores. */ > #define AARCH64_EXTRA_TUNE_BASE (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > - | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > + | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > + | AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) Doesn't this render the tuning flag obsolete? Presumably we could remove the flag entirely and instead just adjust the default to 1 for -mnarrow-gp-writes in aarch64.opt (simplifying the logic in pass_narrow_gp_writes::gate accordingly)? Or would you prefer to keep it so that the pass can be turned off for particular cores if required / to minimize churn in case a reversion is needed? Thanks, Alex > > /* Enables dispatch scheduling. */ > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) > > > -- > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def b/gcc/config/aarch64/aarch64-tuning-flags.def > index 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a6585b558581a7bef6f54 100644 > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > /* Baseline tuning settings suitable for all modern cores. */ > #define AARCH64_EXTRA_TUNE_BASE (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > - | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > + | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > + | AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > /* Enables dispatch scheduling. */ > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) >
> -----Original Message----- > From: Alex Coplan <Alex.Coplan@arm.com> > Sent: 06 May 2026 14:15 > To: Tamar Christina <Tamar.Christina@arm.com> > Cc: gcc-patches@gcc.gnu.org; nd <nd@arm.com>; Richard Earnshaw > <Richard.Earnshaw@arm.com>; ktkachov@gcc.gnu.org; > andrew.pinski@oss.qualcomm.com; Wilco Dijkstra > <Wilco.Dijkstra@arm.com>; Alice Carlotti <Alice.Carlotti@arm.com> > Subject: Re: [PATCH]AArch64: Turn on GPR narrowing pass by default > > On 06/05/2026 14:00, Tamar Christina wrote: > > This turns on the GPR narrowing pass for all AArch64 targets. > > In principle this sounds good, although maybe it should go in after > Soumya's fix for PR124895 to minimize noise for folks that are testing > the trunk. Sure, I'll wait for that fix to be committed. > > > > > Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. > > > > Any objections? > > > > Thanks, > > Tamar > > > > gcc/ChangeLog: > > > > * config/aarch64/aarch64-tuning-flags.def > > (AARCH64_EXTRA_TUNE_BASE): Add > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES. > > > > --- > > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def > b/gcc/config/aarch64/aarch64-tuning-flags.def > > index > 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a > 6585b558581a7bef6f54 100644 > > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION > ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > > > /* Baseline tuning settings suitable for all modern cores. */ > > #define AARCH64_EXTRA_TUNE_BASE > (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > > - | > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > > + | > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > > + | > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > Doesn't this render the tuning flag obsolete? Presumably we could remove > the flag entirely and instead just adjust the default to 1 for > -mnarrow-gp-writes in aarch64.opt (simplifying the logic in > pass_narrow_gp_writes::gate accordingly)? I think we should remove `-mnarrow-gp-writes` entirely. With it on by default It can be disabled with the pass manager's standard -fdisable-rtl-narrow_gp_writes so there's no need to the target option anymore. This would also be more inline with other generic passes. Or do you see a value in having it? > > Or would you prefer to keep it so that the pass can be turned off for > particular cores if required / to minimize churn in case a reversion is > needed? > I wanted to keep a way to disable it since I don't know if it'll do anything weird on partner cores. So I think I'd like the tune for now, but when/if this moves to a middle-end pass to drop it. So I'll respin dropping the `-m` flag if you agree. Thanks, Tamar > Thanks, > Alex > > > > > /* Enables dispatch scheduling. */ > > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) > > > > > > -- > > > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def > b/gcc/config/aarch64/aarch64-tuning-flags.def > > index > 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a > 6585b558581a7bef6f54 100644 > > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION > ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > > > /* Baseline tuning settings suitable for all modern cores. */ > > #define AARCH64_EXTRA_TUNE_BASE > (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > > - | > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > > + | > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > > + | > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > > > /* Enables dispatch scheduling. */ > > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) > >
On 06/05/2026 14:39, Tamar Christina wrote: > > -----Original Message----- > > From: Alex Coplan <Alex.Coplan@arm.com> > > Sent: 06 May 2026 14:15 > > To: Tamar Christina <Tamar.Christina@arm.com> > > Cc: gcc-patches@gcc.gnu.org; nd <nd@arm.com>; Richard Earnshaw > > <Richard.Earnshaw@arm.com>; ktkachov@gcc.gnu.org; > > andrew.pinski@oss.qualcomm.com; Wilco Dijkstra > > <Wilco.Dijkstra@arm.com>; Alice Carlotti <Alice.Carlotti@arm.com> > > Subject: Re: [PATCH]AArch64: Turn on GPR narrowing pass by default > > > > On 06/05/2026 14:00, Tamar Christina wrote: > > > This turns on the GPR narrowing pass for all AArch64 targets. > > > > In principle this sounds good, although maybe it should go in after > > Soumya's fix for PR124895 to minimize noise for folks that are testing > > the trunk. > > Sure, I'll wait for that fix to be committed. > > > > > > > > > Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. > > > > > > Any objections? > > > > > > Thanks, > > > Tamar > > > > > > gcc/ChangeLog: > > > > > > * config/aarch64/aarch64-tuning-flags.def > > > (AARCH64_EXTRA_TUNE_BASE): Add > > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES. > > > > > > --- > > > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def > > b/gcc/config/aarch64/aarch64-tuning-flags.def > > > index > > 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a > > 6585b558581a7bef6f54 100644 > > > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > > > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > > > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION > > ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > > > > > /* Baseline tuning settings suitable for all modern cores. */ > > > #define AARCH64_EXTRA_TUNE_BASE > > (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > > > - | > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > > > + | > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > > > + | > > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > > > Doesn't this render the tuning flag obsolete? Presumably we could remove > > the flag entirely and instead just adjust the default to 1 for > > -mnarrow-gp-writes in aarch64.opt (simplifying the logic in > > pass_narrow_gp_writes::gate accordingly)? > > I think we should remove `-mnarrow-gp-writes` entirely. With it on by default > It can be disabled with the pass manager's standard -fdisable-rtl-narrow_gp_writes > so there's no need to the target option anymore. I don't think the -m option can just be removed, since it is already present in the GCC 16 release. > > This would also be more inline with other generic passes. Or do you see a value in > having it? > > > > > Or would you prefer to keep it so that the pass can be turned off for > > particular cores if required / to minimize churn in case a reversion is > > needed? > > > > I wanted to keep a way to disable it since I don't know if it'll do anything > weird on partner cores. So I think I'd like the tune for now, but when/if > this moves to a middle-end pass to drop it. That's fair enough, let's keep the tune flag in that case, so the original patch is OK from my POV. Thanks, Alex > > So I'll respin dropping the `-m` flag if you agree. > > Thanks, > Tamar > > > Thanks, > > Alex > > > > > > > > /* Enables dispatch scheduling. */ > > > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) > > > > > > > > > -- > > > > > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def > > b/gcc/config/aarch64/aarch64-tuning-flags.def > > > index > > 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a > > 6585b558581a7bef6f54 100644 > > > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > > > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > > > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION > > ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > > > > > /* Baseline tuning settings suitable for all modern cores. */ > > > #define AARCH64_EXTRA_TUNE_BASE > > (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > > > - | > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > > > + | > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > > > + | > > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > > > > > /* Enables dispatch scheduling. */ > > > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) > > > >
> -----Original Message----- > From: Alex Coplan <Alex.Coplan@arm.com> > Sent: 06 May 2026 15:06 > To: Tamar Christina <Tamar.Christina@arm.com> > Cc: gcc-patches@gcc.gnu.org; nd <nd@arm.com>; Richard Earnshaw > <Richard.Earnshaw@arm.com>; ktkachov@gcc.gnu.org; > andrew.pinski@oss.qualcomm.com; Wilco Dijkstra > <Wilco.Dijkstra@arm.com>; Alice Carlotti <Alice.Carlotti@arm.com> > Subject: Re: [PATCH]AArch64: Turn on GPR narrowing pass by default > > On 06/05/2026 14:39, Tamar Christina wrote: > > > -----Original Message----- > > > From: Alex Coplan <Alex.Coplan@arm.com> > > > Sent: 06 May 2026 14:15 > > > To: Tamar Christina <Tamar.Christina@arm.com> > > > Cc: gcc-patches@gcc.gnu.org; nd <nd@arm.com>; Richard Earnshaw > > > <Richard.Earnshaw@arm.com>; ktkachov@gcc.gnu.org; > > > andrew.pinski@oss.qualcomm.com; Wilco Dijkstra > > > <Wilco.Dijkstra@arm.com>; Alice Carlotti <Alice.Carlotti@arm.com> > > > Subject: Re: [PATCH]AArch64: Turn on GPR narrowing pass by default > > > > > > On 06/05/2026 14:00, Tamar Christina wrote: > > > > This turns on the GPR narrowing pass for all AArch64 targets. > > > > > > In principle this sounds good, although maybe it should go in after > > > Soumya's fix for PR124895 to minimize noise for folks that are testing > > > the trunk. > > > > Sure, I'll wait for that fix to be committed. > > > > > > > > > > > > > Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. > > > > > > > > Any objections? > > > > > > > > Thanks, > > > > Tamar > > > > > > > > gcc/ChangeLog: > > > > > > > > * config/aarch64/aarch64-tuning-flags.def > > > > (AARCH64_EXTRA_TUNE_BASE): Add > > > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES. > > > > > > > > --- > > > > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def > > > b/gcc/config/aarch64/aarch64-tuning-flags.def > > > > index > > > > 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a > > > 6585b558581a7bef6f54 100644 > > > > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > > > > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > > > > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION > > > ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > > > > > > > /* Baseline tuning settings suitable for all modern cores. */ > > > > #define AARCH64_EXTRA_TUNE_BASE > > > (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > > > > - | > > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > > > > + | > > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > > > > + | > > > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > > > > > Doesn't this render the tuning flag obsolete? Presumably we could remove > > > the flag entirely and instead just adjust the default to 1 for > > > -mnarrow-gp-writes in aarch64.opt (simplifying the logic in > > > pass_narrow_gp_writes::gate accordingly)? > > > > I think we should remove `-mnarrow-gp-writes` entirely. With it on by > default > > It can be disabled with the pass manager's standard -fdisable-rtl- > narrow_gp_writes > > so there's no need to the target option anymore. > > I don't think the -m option can just be removed, since it is already present in > the GCC 16 release. Flags can always be deprecated and removed. We've done so before. That said I had expected this flag to be marked with "Undocumented" as it has no point as a user visible flag. It's basically replicating -fenable-rtl-narrow_gp_writes would have worked fine to enable it, and that is already maintained... So next time I don't think we should add an m option that just turns on a pass.. > > > > > This would also be more inline with other generic passes. Or do you see a > value in > > having it? > > > > > > > > Or would you prefer to keep it so that the pass can be turned off for > > > particular cores if required / to minimize churn in case a reversion is > > > needed? > > > > > > > I wanted to keep a way to disable it since I don't know if it'll do anything > > weird on partner cores. So I think I'd like the tune for now, but when/if > > this moves to a middle-end pass to drop it. > > That's fair enough, let's keep the tune flag in that case, so the original patch > is OK from my POV. Cool, Tamar > > Thanks, > Alex > > > > > So I'll respin dropping the `-m` flag if you agree. > > > > > Thanks, > > Tamar > > > > > Thanks, > > > Alex > > > > > > > > > > > /* Enables dispatch scheduling. */ > > > > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", > DISPATCH_SCHED) > > > > > > > > > > > > -- > > > > > > > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def > > > b/gcc/config/aarch64/aarch64-tuning-flags.def > > > > index > > > > 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a > > > 6585b558581a7bef6f54 100644 > > > > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > > > > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > > > > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION > > > ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > > > > > > > /* Baseline tuning settings suitable for all modern cores. */ > > > > #define AARCH64_EXTRA_TUNE_BASE > > > (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > > > > - | > > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > > > > + | > > > AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > > > > + | > > > AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > > > > > > > /* Enables dispatch scheduling. */ > > > > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", > DISPATCH_SCHED) > > > > > >
On Wed, May 6, 2026 at 6:01 AM Tamar Christina <tamar.christina@arm.com> wrote: > > This turns on the GPR narrowing pass for all AArch64 targets. > > Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. > > Any objections? Just FYI, there was a reason compile time jump (16.5%) with this patch with `-O2 -g` on the testcase from PR 69609 as graphed at https://lnt.opensuse.org/db_default/v4/CPP/graph?plot.0=685.630.8 . Note I have not looked to see what caused the previous increases back in August and September of last year yet either. Thanks, Andrea > > Thanks, > Tamar > > gcc/ChangeLog: > > * config/aarch64/aarch64-tuning-flags.def > (AARCH64_EXTRA_TUNE_BASE): Add AARCH64_EXTRA_TUNE_NARROW_GP_WRITES. > > --- > diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def b/gcc/config/aarch64/aarch64-tuning-flags.def > index 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a6585b558581a7bef6f54 100644 > --- a/gcc/config/aarch64/aarch64-tuning-flags.def > +++ b/gcc/config/aarch64/aarch64-tuning-flags.def > @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION ("cheap_fpmr_write", CHEAP_FPMR_WRITE) > > /* Baseline tuning settings suitable for all modern cores. */ > #define AARCH64_EXTRA_TUNE_BASE (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ > - | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) > + | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ > + | AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) > > /* Enables dispatch scheduling. */ > AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) > > > --
Andrew Pinski <andrew.pinski@oss.qualcomm.com> writes: > On Wed, May 6, 2026 at 6:01 AM Tamar Christina <tamar.christina@arm.com> > wrote: >> >> This turns on the GPR narrowing pass for all AArch64 targets. >> >> Bootstrapped Regtested on aarch64-none-linux-gnu and no issues. >> >> Any objections? > > Just FYI, there was a reason compile time jump (16.5%) with this patch > with `-O2 -g` on the testcase from PR 69609 as graphed at > https://lnt.opensuse.org/db_default/v4/CPP/graph?plot.0=685.630.8 . > > Note I have not looked to see what caused the previous increases back > in August and September of last year yet either. Just to confirm what I said in the other thread: this isn't the pass's fault. It seems to be an issue with rtl-ssa. (Specifically post-RA rtl-ssa; pre-RA seems ok.) I only see it on native aarch64, rather than x86_64-x-aarch64. And it seems to be due to poor cache behaviour, rather than excess work. I'll try to look deeper soon. Thanks, Richard > > Thanks, > Andrea > >> >> Thanks, >> Tamar >> >> gcc/ChangeLog: >> >> * config/aarch64/aarch64-tuning-flags.def >> (AARCH64_EXTRA_TUNE_BASE): Add AARCH64_EXTRA_TUNE_NARROW_GP_WRITES. >> >> --- >> diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def b/gcc/config/aarch64/aarch64-tuning-flags.def >> index 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a6585b558581a7bef6f54 100644 >> --- a/gcc/config/aarch64/aarch64-tuning-flags.def >> +++ b/gcc/config/aarch64/aarch64-tuning-flags.def >> @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION ("cheap_fpmr_write", CHEAP_FPMR_WRITE) >> >> /* Baseline tuning settings suitable for all modern cores. */ >> #define AARCH64_EXTRA_TUNE_BASE (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ >> - | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) >> + | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ >> + | AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) >> >> /* Enables dispatch scheduling. */ >> AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED) >> >> >> --
diff --git a/gcc/config/aarch64/aarch64-tuning-flags.def b/gcc/config/aarch64/aarch64-tuning-flags.def index 882daa4b4312039f96dcde1295179be3ab3da0d0..058dadecccaac458e30a6585b558581a7bef6f54 100644 --- a/gcc/config/aarch64/aarch64-tuning-flags.def +++ b/gcc/config/aarch64/aarch64-tuning-flags.def @@ -67,7 +67,8 @@ AARCH64_EXTRA_TUNING_OPTION ("cheap_fpmr_write", CHEAP_FPMR_WRITE) /* Baseline tuning settings suitable for all modern cores. */ #define AARCH64_EXTRA_TUNE_BASE (AARCH64_EXTRA_TUNE_CHEAP_SHIFT_EXTEND \ - | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA) + | AARCH64_EXTRA_TUNE_FULLY_PIPELINED_FMA \ + | AARCH64_EXTRA_TUNE_NARROW_GP_WRITES) /* Enables dispatch scheduling. */ AARCH64_EXTRA_TUNING_OPTION ("dispatch_sched", DISPATCH_SCHED)