From patchwork Wed Jun 7 14:00:24 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alex Coplan X-Patchwork-Id: 70735 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id A149538558AD for ; Wed, 7 Jun 2023 14:02:03 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org A149538558AD DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1686146523; bh=DRyOIh8yc6nFwG9Ymmmv8jgxwbKL6VbpBmMeB4KTus0=; h=Date:To:Cc:Subject:List-Id:List-Unsubscribe:List-Archive: List-Post:List-Help:List-Subscribe:From:Reply-To:From; b=L2JoluW3I/G+fBPgJd3OQwlAgb54rUigH4X7tUQhRecBVDaldQLNFP0FlHT4qPp+k HqQprRA+VSBctLQ6Wit28niCfcAHG8dwsg72VSKAz03VZZ9y/rvUhhMxr2+15r0x1S VvXrqQedA+bxgDtm80a+wh7pz3ZUqCbiHbgH4KLI= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on2082.outbound.protection.outlook.com [40.107.8.82]) by sourceware.org (Postfix) with ESMTPS id F01943857348 for ; Wed, 7 Jun 2023 14:00:43 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org F01943857348 Received: from AM6P191CA0004.EURP191.PROD.OUTLOOK.COM (2603:10a6:209:8b::17) by AS8PR08MB6118.eurprd08.prod.outlook.com (2603:10a6:20b:29b::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6455.33; Wed, 7 Jun 2023 14:00:40 +0000 Received: from AM7EUR03FT025.eop-EUR03.prod.protection.outlook.com (2603:10a6:209:8b:cafe::2a) by AM6P191CA0004.outlook.office365.com (2603:10a6:209:8b::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6455.32 via Frontend Transport; Wed, 7 Jun 2023 14:00:40 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AM7EUR03FT025.mail.protection.outlook.com (100.127.140.199) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6477.19 via Frontend Transport; Wed, 7 Jun 2023 14:00:40 +0000 Received: ("Tessian outbound 5154e9d36775:v136"); Wed, 07 Jun 2023 14:00:40 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: fba1b263c792720b X-CR-MTA-TID: 64aa7808 Received: from 40c5e3e411b6.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id BD7D2171-7F96-40DA-BE1C-DA43246FFB23.1; Wed, 07 Jun 2023 14:00:28 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 40c5e3e411b6.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Wed, 07 Jun 2023 14:00:28 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=UngbWCgVx0d1cqDxjt5gra0Ji1eTP6Q9D9esT2dGOb/xn78i6/RgYVs5b1B4Vt/OZbXIzSQYMY5FLtUuGHQGJ3MwS+LzsA33NFquSYDzY49q9u+854Dx9v4jhQqKQDVGDldYw2yMVJrTAMyftivhf40AKaIdBjykGC4yeRLhANfYWsBj4GOg0IjqifCJ8RJg1IwG8No4gp+PoyHY9gn0rpPedZpTRy/hH+DMC12gNl6XLZxDhHrClrwVQaWxtWjPQcu+eQAUrFJfnqOW5N4i18AzW2C5BElfSuBETWI3RKwLbnIENgA0FsoIMu+OMPPhmylYOTPD3hMvUc9HSp/H6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=DRyOIh8yc6nFwG9Ymmmv8jgxwbKL6VbpBmMeB4KTus0=; b=nT4B3nou2nxGpgekR+McEXziMb2GPi2Xfn0Z3BQFdv3VIJFe+Rr/GvO/z3QzDeqr0CamVm36bmw+ZPPc+q5gP4WcBO6S33dAOyOrd7ARLS/xoFh7oZkonYUOU3sJVTgG20omx5hTmwCYthvFKlTBJpnQur170xFN0YcHOTgZeATxLYXRnaNwsgRGr7C0+1qoVbbEA6zzqlNJf0yCgJQOwOozUha4YBqMkSo85KGCsDLBWycfSgkXgdcb4zkI4xAQ4Thn3DY5mmM4luGjiXHEHhc26mnXv78nplGaY9DGC9exEh4VYO7was6tKdNcNQs0Bvws6wl2vaE0Q50bBJUVtg== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none Authentication-Results-Original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; Received: from PAXPR08MB7201.eurprd08.prod.outlook.com (2603:10a6:102:20b::17) by PA4PR08MB5933.eurprd08.prod.outlook.com (2603:10a6:102:f0::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6455.32; Wed, 7 Jun 2023 14:00:26 +0000 Received: from PAXPR08MB7201.eurprd08.prod.outlook.com ([fe80::5b72:ef2:156a:296a]) by PAXPR08MB7201.eurprd08.prod.outlook.com ([fe80::5b72:ef2:156a:296a%6]) with mapi id 15.20.6455.030; Wed, 7 Jun 2023 14:00:26 +0000 Date: Wed, 7 Jun 2023 15:00:24 +0100 To: gcc-patches@gcc.gnu.org Cc: Richard Earnshaw , Richard Sandiford , Kyrylo Tkachov Subject: [PATCH 1/3] aarch64: Fix whitespace in ls64 builtin implementation [PR110100] Message-ID: Content-Disposition: inline X-ClientProxiedBy: LO2P265CA0386.GBRP265.PROD.OUTLOOK.COM (2603:10a6:600:f::14) To PAXPR08MB7201.eurprd08.prod.outlook.com (2603:10a6:102:20b::17) MIME-Version: 1.0 X-MS-TrafficTypeDiagnostic: PAXPR08MB7201:EE_|PA4PR08MB5933:EE_|AM7EUR03FT025:EE_|AS8PR08MB6118:EE_ X-MS-Office365-Filtering-Correlation-Id: 7406719e-cf7c-4e57-50e2-08db675f93f2 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: NrOYsH5OQp7C02V7To6qUj7rI0tajsM7DKY6CDzSVIoNVyh7MjZJtmkeNPAbBYGVjAO7xCch8yJfQScjrO0t+vUqcxN4i0LP9Jw8UEjKKCXVEipIuT15eUDZQdhLS5l8GkyxDlEQZFp/U9FbyFsStJOJEb1D7sjz1lTmsQh/hYBAgKhwgM/jHhRqUDubkGywNdX0byMhUcWntIbvx9n7ocNudKcXbXTLx1uI9GzzEzPXp3rNjhoevNKkKaznsWOt0NwlRiZovswzdjJluYpGOR5bObfShr2JK5/T11eZpcZBhwYq5yACSUm9Qvd461LT4Ug+jLqLOI8lJGl40YMuYc0U+vl9Bw70/DuA4FbGWo8fFzDOEluVRRSRMc3rtbjD1bHxcgNUPl1aGeErz3iW4Gk759FbmxaVYmQDMwccuiX8iwQq+r2Cl3U7KeUW0oyA7tVM76sv/UMec3fX45wsDZmickXpgOEu6+hx2MMCKsszOjRDUZR+t6NDEXA9bXlUU1dLsmfieHB58gxo9MO8WmKApRdnk/lprmC4pIZiQOmRpFr+O4Dz5vOUqobQWnSlWmpQaDkGANfl9IWmO9OdiHGW9cDL4tx4Ihj5THXghABuqryTgum8JDf29Qc0874M X-Forefront-Antispam-Report-Untrusted: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:PAXPR08MB7201.eurprd08.prod.outlook.com; PTR:; CAT:NONE; SFS:(13230028)(4636009)(136003)(366004)(376002)(396003)(39860400002)(346002)(451199021)(478600001)(2906002)(6486002)(44144004)(33964004)(36756003)(2616005)(83380400001)(86362001)(6512007)(6506007)(38100700002)(26005)(186003)(5660300002)(316002)(8676002)(66946007)(6916009)(8936002)(66556008)(4326008)(66476007)(235185007)(44832011)(54906003)(41300700001)(2700100001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: PA4PR08MB5933 Original-Authentication-Results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com; X-EOPAttributedMessage: 0 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AM7EUR03FT025.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: eb8fd64a-751d-4f7c-ec00-08db675f8bab X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: yrIpvbBYhbjGnSeSM7P9Tf4i1Zg84HzN7YQhU6b0QBswZzou6PrcKu5aL0Pog7+MzU0Kz5I9/EYamHA93BkSYQzlFmLJW5ORA5tk9oh7rASHiPG4QNHGfalpEKc5e+Y94qG2cKyLErTvfBILYBRWnX3CCTV554K9KK02RJ+cLzJSYXC4bDbyqIqLij6wzyxXmeB8sfig2mluisM0iNy5LXCRMn8eC0X4vKD6od7+/Jn1AhCCI4HkDe+HhhRQtFu6wXNiASLDZqXpXFsUYu3fpwYAewKd+XcbHnbGb/YdeDpY9swVEFG0znaFjh3Vn2OFO9/J3fZy2PXRuKwFI2hEdZdwvrxuIBUn58UUIXXmd0cIqEUiLvPgD4x4KxtjJvzKZU1EY5P+DTHMvQN0i5F1k+0mpdlYb71sViRnWOU4V2QOURSx2wOEGDEf0PLbC63b4oTbHudTm4DwCXKhVqHG+58PR3FeLRZI30C/+z74GDhVzMWxmyfSfGXBHdYtC+X/jr/5HAV272/5F486+5J2LNuobcNNlAp4SSiO7FdcMG6E5PKjDSCY5t0utvX5VWEY7le9VuYd6taN9k3EwHu0MJXjrcR0xwoCbovpl8CFcyo4dtBNw53IZnQSO7Q/7qBFhc+IYn//5aSL5sUJMsxNOCBGm7CwabNX/IFLPNpeK9FhvI6U7Srs1tGQeQGUk9FCdaDaWIs+sF0SD74+tet1C0IkMa6u5bO06LoiaZrsFvM+ZIbDz4Oxwlo8ZUWt5tHe3TEkML7Sdyz/zU3/LdXIPw== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230028)(4636009)(39860400002)(136003)(376002)(396003)(346002)(451199021)(36840700001)(40470700004)(46966006)(316002)(41300700001)(478600001)(40460700003)(40480700001)(83380400001)(2906002)(36756003)(44832011)(70586007)(70206006)(356005)(8676002)(86362001)(5660300002)(235185007)(8936002)(4326008)(6916009)(81166007)(82740400003)(54906003)(44144004)(6486002)(33964004)(82310400005)(36860700001)(47076005)(336012)(6512007)(186003)(2616005)(26005)(6506007)(2700100001); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 07 Jun 2023 14:00:40.3961 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7406719e-cf7c-4e57-50e2-08db675f93f2 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AM7EUR03FT025.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB6118 X-Spam-Status: No, score=-12.2 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Alex Coplan via Gcc-patches From: Alex Coplan Reply-To: Alex Coplan Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" The ls64 builtin code was using incorrect GNU style with eight spaces where there should be a tab. Fixed thusly. gcc/ChangeLog: PR target/110100 * config/aarch64/aarch64-builtins.cc (aarch64_init_ls64_builtins_types): Replace eight consecutive spaces with tabs. (aarch64_init_ls64_builtins): Likewise. (aarch64_expand_builtin_ls64): Likewise. * config/aarch64/aarch64.md (ld64b): Likewise. (st64b): Likewise. (st64bv): Likewise (st64bv0): Likewise. --- gcc/config/aarch64/aarch64-builtins.cc | 64 +++++++++++++------------- gcc/config/aarch64/aarch64.md | 22 ++++----- 2 files changed, 43 insertions(+), 43 deletions(-) diff --git a/gcc/config/aarch64/aarch64-builtins.cc b/gcc/config/aarch64/aarch64-builtins.cc index e0bb2128e02..a3ae1a8e99e 100644 --- a/gcc/config/aarch64/aarch64-builtins.cc +++ b/gcc/config/aarch64/aarch64-builtins.cc @@ -1862,11 +1862,11 @@ aarch64_init_ls64_builtins_types (void) gcc_assert (TYPE_ALIGN (array_type) == 64); tree field = build_decl (input_location, FIELD_DECL, - get_identifier ("val"), array_type); + get_identifier ("val"), array_type); ls64_arm_data_t = lang_hooks.types.simulate_record_decl (input_location, - tuple_type_name, - make_array_slice (&field, 1)); + tuple_type_name, + make_array_slice (&field, 1)); gcc_assert (TYPE_MODE (ls64_arm_data_t) == V8DImode); gcc_assert (TYPE_MODE_RAW (ls64_arm_data_t) == TYPE_MODE (ls64_arm_data_t)); @@ -1881,16 +1881,16 @@ aarch64_init_ls64_builtins (void) ls64_builtins_data data[4] = { {"__builtin_aarch64_ld64b", AARCH64_LS64_BUILTIN_LD64B, build_function_type_list (ls64_arm_data_t, - const_ptr_type_node, NULL_TREE)}, + const_ptr_type_node, NULL_TREE)}, {"__builtin_aarch64_st64b", AARCH64_LS64_BUILTIN_ST64B, build_function_type_list (void_type_node, ptr_type_node, - ls64_arm_data_t, NULL_TREE)}, + ls64_arm_data_t, NULL_TREE)}, {"__builtin_aarch64_st64bv", AARCH64_LS64_BUILTIN_ST64BV, build_function_type_list (uint64_type_node, ptr_type_node, - ls64_arm_data_t, NULL_TREE)}, + ls64_arm_data_t, NULL_TREE)}, {"__builtin_aarch64_st64bv0", AARCH64_LS64_BUILTIN_ST64BV0, build_function_type_list (uint64_type_node, ptr_type_node, - ls64_arm_data_t, NULL_TREE)}, + ls64_arm_data_t, NULL_TREE)}, }; for (size_t i = 0; i < ARRAY_SIZE (data); ++i) @@ -2509,40 +2509,40 @@ aarch64_expand_builtin_ls64 (int fcode, tree exp, rtx target) { case AARCH64_LS64_BUILTIN_LD64B: { - rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); - create_output_operand (&ops[0], target, V8DImode); - create_input_operand (&ops[1], op0, DImode); - expand_insn (CODE_FOR_ld64b, 2, ops); - return ops[0].value; + rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); + create_output_operand (&ops[0], target, V8DImode); + create_input_operand (&ops[1], op0, DImode); + expand_insn (CODE_FOR_ld64b, 2, ops); + return ops[0].value; } case AARCH64_LS64_BUILTIN_ST64B: { - rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); - rtx op1 = expand_normal (CALL_EXPR_ARG (exp, 1)); - create_output_operand (&ops[0], op0, DImode); - create_input_operand (&ops[1], op1, V8DImode); - expand_insn (CODE_FOR_st64b, 2, ops); - return const0_rtx; + rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); + rtx op1 = expand_normal (CALL_EXPR_ARG (exp, 1)); + create_output_operand (&ops[0], op0, DImode); + create_input_operand (&ops[1], op1, V8DImode); + expand_insn (CODE_FOR_st64b, 2, ops); + return const0_rtx; } case AARCH64_LS64_BUILTIN_ST64BV: { - rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); - rtx op1 = expand_normal (CALL_EXPR_ARG (exp, 1)); - create_output_operand (&ops[0], target, DImode); - create_input_operand (&ops[1], op0, DImode); - create_input_operand (&ops[2], op1, V8DImode); - expand_insn (CODE_FOR_st64bv, 3, ops); - return ops[0].value; + rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); + rtx op1 = expand_normal (CALL_EXPR_ARG (exp, 1)); + create_output_operand (&ops[0], target, DImode); + create_input_operand (&ops[1], op0, DImode); + create_input_operand (&ops[2], op1, V8DImode); + expand_insn (CODE_FOR_st64bv, 3, ops); + return ops[0].value; } case AARCH64_LS64_BUILTIN_ST64BV0: { - rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); - rtx op1 = expand_normal (CALL_EXPR_ARG (exp, 1)); - create_output_operand (&ops[0], target, DImode); - create_input_operand (&ops[1], op0, DImode); - create_input_operand (&ops[2], op1, V8DImode); - expand_insn (CODE_FOR_st64bv0, 3, ops); - return ops[0].value; + rtx op0 = expand_normal (CALL_EXPR_ARG (exp, 0)); + rtx op1 = expand_normal (CALL_EXPR_ARG (exp, 1)); + create_output_operand (&ops[0], target, DImode); + create_input_operand (&ops[1], op0, DImode); + create_input_operand (&ops[2], op1, V8DImode); + expand_insn (CODE_FOR_st64bv0, 3, ops); + return ops[0].value; } } diff --git a/gcc/config/aarch64/aarch64.md b/gcc/config/aarch64/aarch64.md index c2ba726f8a0..11d0d9c8eb6 100644 --- a/gcc/config/aarch64/aarch64.md +++ b/gcc/config/aarch64/aarch64.md @@ -7918,9 +7918,9 @@ (define_insn "stg" ;; Load/Store 64-bit (LS64) instructions. (define_insn "ld64b" [(set (match_operand:V8DI 0 "register_operand" "=r") - (unspec_volatile:V8DI - [(mem:V8DI (match_operand:DI 1 "register_operand" "r"))] - UNSPEC_LD64B) + (unspec_volatile:V8DI + [(mem:V8DI (match_operand:DI 1 "register_operand" "r"))] + UNSPEC_LD64B) )] "TARGET_LS64" "ld64b\\t%0, [%1]" @@ -7929,8 +7929,8 @@ (define_insn "ld64b" (define_insn "st64b" [(set (mem:V8DI (match_operand:DI 0 "register_operand" "=r")) - (unspec_volatile:V8DI [(match_operand:V8DI 1 "register_operand" "r")] - UNSPEC_ST64B) + (unspec_volatile:V8DI [(match_operand:V8DI 1 "register_operand" "r")] + UNSPEC_ST64B) )] "TARGET_LS64" "st64b\\t%1, [%0]" @@ -7939,10 +7939,10 @@ (define_insn "st64b" (define_insn "st64bv" [(set (match_operand:DI 0 "register_operand" "=r") - (unspec_volatile:DI [(const_int 0)] UNSPEC_ST64BV_RET)) + (unspec_volatile:DI [(const_int 0)] UNSPEC_ST64BV_RET)) (set (mem:V8DI (match_operand:DI 1 "register_operand" "r")) - (unspec_volatile:V8DI [(match_operand:V8DI 2 "register_operand" "r")] - UNSPEC_ST64BV) + (unspec_volatile:V8DI [(match_operand:V8DI 2 "register_operand" "r")] + UNSPEC_ST64BV) )] "TARGET_LS64" "st64bv\\t%0, %2, [%1]" @@ -7951,10 +7951,10 @@ (define_insn "st64bv" (define_insn "st64bv0" [(set (match_operand:DI 0 "register_operand" "=r") - (unspec_volatile:DI [(const_int 0)] UNSPEC_ST64BV0_RET)) + (unspec_volatile:DI [(const_int 0)] UNSPEC_ST64BV0_RET)) (set (mem:V8DI (match_operand:DI 1 "register_operand" "r")) - (unspec_volatile:V8DI [(match_operand:V8DI 2 "register_operand" "r")] - UNSPEC_ST64BV0) + (unspec_volatile:V8DI [(match_operand:V8DI 2 "register_operand" "r")] + UNSPEC_ST64BV0) )] "TARGET_LS64" "st64bv0\\t%0, %2, [%1]"