From patchwork Tue May 30 09:26:12 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Takayuki 'January June' Suwa X-Patchwork-Id: 70301 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 6D37C38558BE for ; Tue, 30 May 2023 09:27:46 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 6D37C38558BE DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1685438866; bh=akS+33VrtzjVbOnJpZPAzRyp5jiK4kOtp4qxgbqDSHM=; h=Date:To:Cc:Subject:References:List-Id:List-Unsubscribe: List-Archive:List-Post:List-Help:List-Subscribe:From:Reply-To: From; b=m1yL6M7mUkhYYtrW158Am4PKpjo8La4jEgMSusAqdDty4/OHLym7t56Q8BQweAhsZ ZTGKhpbbObUIRF34RXq4wUxJJSlkc7kzCW7HxejgG6gIQ0ZOuaXUr5xZ9h1CccC40B gtzezz0QrFSTM63H3FOAZV2rwWCKEh1LagNOWPQw= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from omggw0015.mail.otm.ynwl.yahoo.co.jp (omggw0015.mail.otm.yahoo.co.jp [182.22.18.44]) by sourceware.org (Postfix) with ESMTPS id D53803858C1F for ; Tue, 30 May 2023 09:27:08 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org D53803858C1F X-YMail-OSG: wrX48scVM1l3gm3wQLvNKiYywDnCFEk_DCddTXktJ2T7FDc7U7GH8ljITzA9bUZ NGFqT0Q26NOdvDb7M6.8VxBsICap8uzLMIwLaF64m05IXxeCMcwjp7DsfQ05Sdh0wjOorDSWONu3 .5WwCmViZ6q3AjaWkpXSKi.NVubJArOu9F5KxLQrnzGL2dH06Q2ppilUSomyK99pLAwJWZv22iPC oK03Sz_RcgrdiDrQRPCWR8X6404lbathAdfhnyujsCyT6JEn9UFxHFAq15cX8RUrS23U54TLM5EA D2uvNihMZkMjr9R0ldTr6WnVVbgjGmnvKCwM2KHw.Ciz9qNK1NahJqB.3pZLEjhdnjhF8twubBJR NqQLUTdyh9xqJ8C2BkmyYoNHinzFHgsRZGuOnDqBZoe7JKPw.xutKh5_vbOrCuH6M6ktiS0Go28H 7JWSV93n_.qUNAr3_on2iNFQ3eaPcq9ztp1tuLlvKmcysUdQUsPNHzK1irmmTtLDxHDaUNRJqLUx 2wXDq9y2Z7a.3zG6.PWPjVvRbrU3yM1b3ZId2WR1.fiitGjI_9BLYDJpvYvdZpcPQj1fvnm_I5TZ 73LXeZ0Ud8l2_tYEapHChOBz5b8LJwzun2j.xXZ5fYlv3DoQm0SdYpmRtsLMclqlMp567LBjAbjm u_6O4vUoPQMcsFtB3uiTJbNCpUfjYZpbPcnSyZRfmGJbc8HUXlFffimb4nHJLF2PboTCe2TBjRPv SvN0DALGX9n.d42DiiZJPL1_HmoEH3P1..4aAfR_C2f4dZwbqeYKIZB2cRfVVgnvF3bYR9Lbx.LG .IouTD.3hXvJ3ZnHoFUZ8CHEOfjs7usH3HN8d60mGQhxKrYOzBw6SwQ3dIFgEukoGw9bGp4tz7fw Fzq.mNRQzPf.uH_3swAcZBdpn3o.OX_SGF.MuDrUzC5CUHHcFVzSmF6jiSGAv4MkfIHZKqCS8sk6 4lhfbHuYKCR1YPeTu7uYb0H9uiXUW0IomATVjWBTQ1jjwVnZu2WkVGoxmCtz6k5K_5XQ- Received: from sonicgw.mail.yahoo.co.jp by sonicconh6001.mail.ssk.yahoo.co.jp with HTTP; Tue, 30 May 2023 09:27:06 +0000 Received: by smtphe5002.mail.kks.ynwp.yahoo.co.jp (YJ Hermes SMTP Server) with ESMTPA ID 3d56fe2bdbf01fd0a78d52bd5afabfb6; Tue, 30 May 2023 18:27:04 +0900 (JST) Message-ID: <8defce68-dd50-5026-c87f-3d97a76898d6@yahoo.co.jp> Date: Tue, 30 May 2023 18:26:12 +0900 MIME-Version: 1.0 User-Agent: Mozilla/5.0 (Windows NT 6.1; Win64; x64; rv:102.0) Gecko/20100101 Thunderbird/102.11.2 To: GCC Patches Cc: Max Filippov Subject: [PATCH 2/3] xtensa: Add 'adddi3' and 'subdi3' insn patterns References: <8defce68-dd50-5026-c87f-3d97a76898d6.ref@yahoo.co.jp> X-Spam-Status: No, score=-13.0 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_ENVFROM_END_DIGIT, FREEMAIL_FROM, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Takayuki 'January June' Suwa via Gcc-patches From: Takayuki 'January June' Suwa Reply-To: Takayuki 'January June' Suwa Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" More optimized than the default RTL generation. gcc/ChangeLog: * config/xtensa/xtensa.md (adddi3, subdi3): New RTL generation patterns implemented according to the instruc- tion idioms described in the Xtensa ISA reference manual (p. 600). --- gcc/config/xtensa/xtensa.md | 52 +++++++++++++++++++++++++++++++++++++ 1 file changed, 52 insertions(+) diff --git a/gcc/config/xtensa/xtensa.md b/gcc/config/xtensa/xtensa.md index eda1353894b..7870fb0bfce 100644 --- a/gcc/config/xtensa/xtensa.md +++ b/gcc/config/xtensa/xtensa.md @@ -190,6 +190,32 @@ (set_attr "mode" "SI") (set_attr "length" "3")]) +(define_expand "adddi3" + [(set (match_operand:DI 0 "register_operand") + (plus:DI (match_operand:DI 1 "register_operand") + (match_operand:DI 2 "register_operand")))] + "" +{ + rtx_code_label *label = gen_label_rtx (); + rtx lo_dest, hi_dest, lo_op0, hi_op0, lo_op1, hi_op1; + lo_dest = gen_lowpart (SImode, operands[0]); + hi_dest = gen_highpart (SImode, operands[0]); + lo_op0 = gen_lowpart (SImode, operands[1]); + hi_op0 = gen_highpart (SImode, operands[1]); + lo_op1 = gen_lowpart (SImode, operands[2]); + hi_op1 = gen_highpart (SImode, operands[2]); + if (rtx_equal_p (lo_dest, lo_op1)) + FAIL; + emit_clobber (operands[0]); + emit_insn (gen_addsi3 (lo_dest, lo_op0, lo_op1)); + emit_insn (gen_addsi3 (hi_dest, hi_op0, hi_op1)); + emit_cmp_and_jump_insns (lo_dest, lo_op1, GEU, + const0_rtx, SImode, true, label); + emit_insn (gen_addsi3 (hi_dest, hi_dest, const1_rtx)); + emit_label (label); + DONE; +}) + (define_insn "addsf3" [(set (match_operand:SF 0 "register_operand" "=f") (plus:SF (match_operand:SF 1 "register_operand" "%f") @@ -237,6 +263,32 @@ (const_int 5) (const_int 6)))]) +(define_expand "subdi3" + [(set (match_operand:DI 0 "register_operand") + (minus:DI (match_operand:DI 1 "register_operand") + (match_operand:DI 2 "register_operand")))] + "" +{ + rtx_code_label *label = gen_label_rtx (); + rtx lo_dest, hi_dest, lo_op0, hi_op0, lo_op1, hi_op1; + lo_dest = gen_lowpart (SImode, operands[0]); + hi_dest = gen_highpart (SImode, operands[0]); + lo_op0 = gen_lowpart (SImode, operands[1]); + hi_op0 = gen_highpart (SImode, operands[1]); + lo_op1 = gen_lowpart (SImode, operands[2]); + hi_op1 = gen_highpart (SImode, operands[2]); + if (rtx_equal_p (lo_op0, lo_op1)) + FAIL; + emit_clobber (operands[0]); + emit_insn (gen_subsi3 (lo_dest, lo_op0, lo_op1)); + emit_insn (gen_subsi3 (hi_dest, hi_op0, hi_op1)); + emit_cmp_and_jump_insns (lo_op0, lo_op1, GEU, + const0_rtx, SImode, true, label); + emit_insn (gen_addsi3 (hi_dest, hi_dest, constm1_rtx)); + emit_label (label); + DONE; +}) + (define_insn "subsf3" [(set (match_operand:SF 0 "register_operand" "=f") (minus:SF (match_operand:SF 1 "register_operand" "f")