diff mbox series

[8/9] RISC-V: Add minimal Ssqosid extension support

Message ID 20260717151506.110501-9-jiawei@iscas.ac.cn
State Committed
Delegated to: Jeff Law
Headers
Series RISC-V: Add minimal support for Ziccid, Ziccamoc, Ssccfg, Smcdeleg, Smctr, Smsdid, Ssctr, Ssqosid and Svrsw60t59b extensions |

Checks

Context Check Description
linaro-tcwg-bot/tcwg_gcc_build--master-arm success Build passed
linaro-tcwg-bot/tcwg_gcc_build--master-aarch64 success Build passed
linaro-tcwg-bot/tcwg_simplebootstrap_build--master-aarch64-bootstrap success Build passed
linaro-tcwg-bot/tcwg_simplebootstrap_build--master-arm-bootstrap success Build passed
linaro-tcwg-bot/tcwg_gcc_check--master-arm fail Patch failed to apply

Commit Message

Jiawei July 17, 2026, 3:15 p.m. UTC 
  This adds minimal support for the Ssqosid[1] (Supervisor-mode
quality-of-service ID) extension.

[1] https://github.com/riscv/riscv-ssqosid

gcc/ChangeLog:

	* config/riscv/riscv-ext.def (ssqosid): Add new extension.
	* config/riscv/riscv-ext.opt: Ditto.
	* doc/riscv-ext.texi: Ditto.

gcc/testsuite/ChangeLog:

	* gcc.target/riscv/ssqosid-version.c: New test.

---
 gcc/config/riscv/riscv-ext.def                   | 13 +++++++++++++
 gcc/config/riscv/riscv-ext.opt                   |  2 ++
 gcc/doc/riscv-ext.texi                           |  4 ++++
 gcc/testsuite/gcc.target/riscv/ssqosid-version.c | 15 +++++++++++++++
 4 files changed, 34 insertions(+)
 create mode 100644 gcc/testsuite/gcc.target/riscv/ssqosid-version.c

Comments

Jeffrey Law July 19, 2026, 3:27 a.m. UTC | #1 
On 7/17/2026 9:15 AM, Jiawei wrote:
> This adds minimal support for the Ssqosid[1] (Supervisor-mode
> quality-of-service ID) extension.
>
> [1] https://github.com/riscv/riscv-ssqosid
>
> gcc/ChangeLog:
>
> 	* config/riscv/riscv-ext.def (ssqosid): Add new extension.
> 	* config/riscv/riscv-ext.opt: Ditto.
> 	* doc/riscv-ext.texi: Ditto.
>
> gcc/testsuite/ChangeLog:
>
> 	* gcc.target/riscv/ssqosid-version.c: New test.
OK.  Usual comments about DESC/URL.
jeff
diff mbox series

Patch

diff --git a/gcc/config/riscv/riscv-ext.def b/gcc/config/riscv/riscv-ext.def
index 9362a8e2412..2100f2f6fc9 100644
--- a/gcc/config/riscv/riscv-ext.def
+++ b/gcc/config/riscv/riscv-ext.def
@@ -2014,6 +2014,19 @@  DEFINE_RISCV_EXT(
   /* BITMASK_BIT_POSITION*/ BITMASK_NOT_YET_ALLOCATED,
   /* EXTRA_EXTENSION_FLAGS */ 0)
 
+DEFINE_RISCV_EXT(
+  /* NAME */ ssqosid,
+  /* UPPERCASE_NAME */ SSQOSID,
+  /* FULL_NAME */ "Supervisor-mode quality-of-service ID extension",
+  /* DESC */ "",
+  /* URL */ ,
+  /* DEP_EXTS */ ({}),
+  /* SUPPORTED_VERSIONS */ ({{1, 0}}),
+  /* FLAG_GROUP */ ss,
+  /* BITMASK_GROUP_ID */ BITMASK_NOT_YET_ALLOCATED,
+  /* BITMASK_BIT_POSITION*/ BITMASK_NOT_YET_ALLOCATED,
+  /* EXTRA_EXTENSION_FLAGS */ 0)
+
 DEFINE_RISCV_EXT(
   /* NAME */ ssstateen,
   /* UPPERCASE_NAME */ SSSTATEEN,
diff --git a/gcc/config/riscv/riscv-ext.opt b/gcc/config/riscv/riscv-ext.opt
index f967236d3c8..380d7f6b577 100644
--- a/gcc/config/riscv/riscv-ext.opt
+++ b/gcc/config/riscv/riscv-ext.opt
@@ -399,6 +399,8 @@  Mask(SSNPM) Var(riscv_ss_subext)
 
 Mask(SSPM) Var(riscv_ss_subext)
 
+Mask(SSQOSID) Var(riscv_ss_subext)
+
 Mask(SSSTATEEN) Var(riscv_ss_subext)
 
 Mask(SSTC) Var(riscv_ss_subext)
diff --git a/gcc/doc/riscv-ext.texi b/gcc/doc/riscv-ext.texi
index 94fd71ad82a..1fba663b4ef 100644
--- a/gcc/doc/riscv-ext.texi
+++ b/gcc/doc/riscv-ext.texi
@@ -598,6 +598,10 @@ 
 @tab 1.0
 @tab Supervisor-mode pointer masking extension
 
+@item @samp{ssqosid}
+@tab 1.0
+@tab Supervisor-mode quality-of-service ID extension
+
 @item @samp{ssstateen}
 @tab 1.0
 @tab Supervisor-mode state-enable extension
diff --git a/gcc/testsuite/gcc.target/riscv/ssqosid-version.c b/gcc/testsuite/gcc.target/riscv/ssqosid-version.c
new file mode 100644
index 00000000000..5821b6a0edd
--- /dev/null
+++ b/gcc/testsuite/gcc.target/riscv/ssqosid-version.c
@@ -0,0 +1,15 @@ 
+/* { dg-do compile } */
+/* { dg-options "-mriscv-attribute -march=rv64i_ssqosid1p0 -mabi=lp64" { target { rv64 } } } */
+/* { dg-options "-mriscv-attribute -march=rv32i_ssqosid1p0 -mabi=ilp32" { target { rv32 } } } */
+
+#ifndef __riscv_ssqosid
+#error "Feature macro for 'ssqosid' not defined"
+#endif
+
+int
+foo (void)
+{
+  return 0;
+}
+
+/* { dg-final { scan-assembler ".attribute arch, .*ssqosid1p0" } } */