diff mbox series

[v1,5/5] RISC-V: Adjust test case due to vf[sz]ext.vf4 overlap

Message ID 20260708142206.215039-6-pan2.li@intel.com
State Committed
Delegated to: Robin Dapp
Headers
Series Support RVV register overlap for v[sz]ext.vf4 |

Checks

Context Check Description
rivoscibot/toolchain-ci-rivos-lint success Lint passed
rivoscibot/toolchain-ci-rivos-apply-patch success Patch applied
rivoscibot/toolchain-ci-rivos-build--newlib-rv64gcv-lp64d-multilib success Build passed
rivoscibot/toolchain-ci-rivos-build--linux-rv64gc_zba_zbb_zbc_zbs-lp64d-multilib success Build passed
rivoscibot/toolchain-ci-rivos-build--linux-rv64gcv-lp64d-multilib success Build passed
rivoscibot/toolchain-ci-rivos-test success Testing passed
linaro-tcwg-bot/tcwg_simplebootstrap_build--master-arm-bootstrap success Build passed
linaro-tcwg-bot/tcwg_gcc_build--master-arm success Build passed
linaro-tcwg-bot/tcwg_gcc_build--master-aarch64 success Build passed

Commit Message

Li, Pan2 July 8, 2026, 2:20 p.m. UTC 
  From: Pan Li <pan2.li@intel.com>

Remove the xfail due to vf4 changes.

gcc/testsuite/ChangeLog:

	* gcc.target/riscv/rvv/base/pr112431-16.c: Remove xfail.
	* gcc.target/riscv/rvv/base/pr112431-17.c: Ditto.

Signed-off-by: Pan Li <pan2.li@intel.com>
---
 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c | 2 +-
 gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)
diff mbox series

Patch

diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c
index 42d11611d98..98f42458883 100644
--- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-16.c
@@ -65,4 +65,4 @@  foo (char const *buf, size_t len)
 /* { dg-final { scan-assembler-not {vmv2r} } } */
 /* { dg-final { scan-assembler-not {vmv4r} } } */
 /* { dg-final { scan-assembler-not {vmv8r} } } */
-/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */
+/* { dg-final { scan-assembler-not {csrr} } } */
diff --git a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c
index 9ecc62e234b..9b60005344d 100644
--- a/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c
+++ b/gcc/testsuite/gcc.target/riscv/rvv/base/pr112431-17.c
@@ -48,4 +48,4 @@  foo (char const *buf, size_t len)
 /* { dg-final { scan-assembler-not {vmv2r} } } */
 /* { dg-final { scan-assembler-not {vmv4r} } } */
 /* { dg-final { scan-assembler-not {vmv8r} } } */
-/* { dg-final { scan-assembler-not {csrr} { xfail riscv*-*-* } } } */
+/* { dg-final { scan-assembler-not {csrr} } } */