RISC-V: Disable RV64-only crc testcases for RV32

Message ID 20250114075751.29669-1-garthlei@linux.alibaba.com
State Committed
Commit 729591f1017bf72f924d2bb6ebbad202da95171d
Delegated to: Jeff Law
Headers
Series RISC-V: Disable RV64-only crc testcases for RV32 |

Checks

Context Check Description
rivoscibot/toolchain-ci-rivos-lint success Lint passed
rivoscibot/toolchain-ci-rivos-apply-patch success Patch applied
rivoscibot/toolchain-ci-rivos-build--newlib-rv64gcv-lp64d-multilib success Build passed
rivoscibot/toolchain-ci-rivos-build--linux-rv64gcv-lp64d-multilib success Build passed
linaro-tcwg-bot/tcwg_gcc_build--master-arm success Build passed
rivoscibot/toolchain-ci-rivos-build--linux-rv64gc_zba_zbb_zbc_zbs-lp64d-multilib success Build passed
linaro-tcwg-bot/tcwg_gcc_check--master-arm success Test passed
linaro-tcwg-bot/tcwg_gcc_build--master-aarch64 success Build passed
rivoscibot/toolchain-ci-rivos-test success Testing passed
linaro-tcwg-bot/tcwg_gcc_check--master-aarch64 success Test passed

Commit Message

Bohan Lei Jan. 14, 2025, 7:57 a.m. UTC
  These testcases require RV64 targets.  They fail when -march=rv32* is
specified while using an riscv64* compiler.

gcc/testsuite/ChangeLog:

	* gcc.target/riscv/crc-21-rv64-zbc.c: Disallow rv32 targets.
	* gcc.target/riscv/crc-21-rv64-zbkc.c: Ditto.
---
 gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbc.c  | 5 ++---
 gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbkc.c | 5 ++---
 2 files changed, 4 insertions(+), 6 deletions(-)
  

Comments

Jeffrey Law Jan. 18, 2025, 3:10 p.m. UTC | #1
On 1/14/25 12:57 AM, Bohan Lei wrote:
> These testcases require RV64 targets.  They fail when -march=rv32* is
> specified while using an riscv64* compiler.
> 
> gcc/testsuite/ChangeLog:
> 
> 	* gcc.target/riscv/crc-21-rv64-zbc.c: Disallow rv32 targets.
> 	* gcc.target/riscv/crc-21-rv64-zbkc.c: Ditto.
Thanks.  I've pushed this to the trunk.

jeff
  

Patch

diff --git a/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbc.c b/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbc.c
index 503b412f2e1..bfb724a0f70 100644
--- a/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbc.c
+++ b/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbc.c
@@ -1,6 +1,5 @@ 
-/* { dg-do run { target { riscv64*-*-* && riscv_zbc_ok } } } */
-/* { dg-options "-march=rv64gc_zbc -fdump-tree-crc -fdump-rtl-dfinish" { target { rv64 } } } */
-/* { dg-options "-march=rv32gc_zbc -fdump-tree-crc -fdump-rtl-dfinish" { target { rv32 } } } */
+/* { dg-do run { target { rv64 && riscv_zbc_ok } } } */
+/* { dg-options "-march=rv64gc_zbc -fdump-tree-crc -fdump-rtl-dfinish" } */
 /* { dg-skip-if "" { *-*-* } { "-O0" "-O1" "-Og" } } */
 
 #include "../../gcc.dg/torture/crc-21.c"
diff --git a/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbkc.c b/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbkc.c
index 2bf0172a837..92a9ca8398a 100644
--- a/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbkc.c
+++ b/gcc/testsuite/gcc.target/riscv/crc-21-rv64-zbkc.c
@@ -1,6 +1,5 @@ 
-/* { dg-do run { target { riscv64*-*-* && riscv_zbkc_ok } } } */
-/* { dg-options "-march=rv64gc_zbkc -fdump-tree-crc -fdump-rtl-dfinish" { target { rv64 } } } */
-/* { dg-options "-march=rv32gc_zbkc -fdump-tree-crc -fdump-rtl-dfinish" { target { rv32 } } } */
+/* { dg-do run { target { rv64 && riscv_zbkc_ok } } } */
+/* { dg-options "-march=rv64gc_zbkc -fdump-tree-crc -fdump-rtl-dfinish" } */
 /* { dg-skip-if "" { *-*-* } { "-O0" "-O1" "-Og" } } */
 
 #include "../../gcc.dg/torture/crc-21.c"