Message ID | 20241129035404.3363162-3-tejas.belagod@arm.com |
---|---|
State | Committed |
Commit | 761cf60218890af31cfb4a4cebc4509d3262a9bb |
Headers |
Return-Path: <gcc-patches-bounces~patchwork=sourceware.org@gcc.gnu.org> X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 3837D3858403 for <patchwork@sourceware.org>; Fri, 29 Nov 2024 04:01:13 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 3837D3858403 Authentication-Results: sourceware.org; dkim=pass (1024-bit key, unprotected) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=H2APTLSj; dkim=pass (1024-bit key) header.d=arm.com header.i=@arm.com header.a=rsa-sha256 header.s=selector1 header.b=H2APTLSj X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2062e.outbound.protection.outlook.com [IPv6:2a01:111:f403:2614::62e]) by sourceware.org (Postfix) with ESMTPS id 787FF3858D38 for <gcc-patches@gcc.gnu.org>; Fri, 29 Nov 2024 03:54:35 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 787FF3858D38 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 787FF3858D38 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:2614::62e ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1732852475; cv=pass; b=xuD+O/VBp2FKZ+SmF951DSrIsahOh3cO2lf3mwx8nqs6fz0jHXBLrIs1XdtnSgjQgWf7cSkI9ZBYStmDaliYn2c8rsjabrx8OVgglAY5CY1YAdZmyqJYlY2pnfJF4OWr/KJp1qfPlJPCsNdRpuQwvF42cqWGG1Y6dGjIszJrJL0= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1732852475; c=relaxed/simple; bh=GfvqLYzZiGxZE+XiD5vTsQmsSmZoRgD4E3FwHY9OxXc=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=IeKK1vSN+zvIm9qEeoKWpGy/vQQXt3nKW/UYVR8ipwt/XokSs4ghqr8lAncR0RHfhOcOIEfX+kHZRHfHyKHrpP2e4YKpD4DPGGsluVi4JOeIprLGuE4LcP1Hg679PB733vIOAbO8gHeMicIR07yoEz1U/G5tS+F34AwYEKc+SUc= ARC-Authentication-Results: i=3; server2.sourceware.org DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 787FF3858D38 ARC-Seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=HLeSd0jE/SBPssSqG27tRVnhYD1m8fOyhkTN8huIUFkU3otj5GnVTnymbrLOsaXyog8QEkhGa+SAMb3bh+GVVHZnIbi/WXqa+p/8bBtuW3AJ3xWS+WP5UFzim/Bh5STsqmWC5h2LGKZGHMDOcv8DfDVT/hX+kokduEF1wpbgtwqBzjYYNliNv1Lj5iovtFRQ93vwZZONo2VpOrUZRkIjiU1MvwZ98mVe842sziWqz6kkQ4cjNPgGQ0zPojCQqixNOG1k7Py5ARMvzFtPNG7uFJSicwuRwrTGU3G2VkuA54KKJQIOvQutCLAvwVLhIGIr6jyrulRUW/Li7+VVQYmwxw== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=q1jXtE7VRYI+sSjIb1AOSbHq+c+1sXzBiyZGyZp9mcw=; b=tgwdU8CpwByUIrQb+Z8/1agiT+w3WmpY7IoWxeQnxd7nMLmvUnHMV/Vycfo99O7mo/4JMuMLUMftA0S+Jh5to9cNNuT8FqZ2hyKt4abl3UljW6TnE+uT/wf4TskKw2fSv+8P9rBDb/KOerSndYuQFTrlDg0uTMJUoVxG6CT2d+fzQikzs0pQ3IYO66ro6h5HpITRAeh1t864VgoBnZo1OXBapRF0G2RZX4nwIemD+WKp+sBhsdLRlpPqZjrrfgBEHidni5P00MMCA6TvjBuM8dqcO0q1x74y7UdyHAEDs8+e5pzV0TzOc2G4gbwbnYrqsyt4HKtXx14ptQX7XX1nAg== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=q1jXtE7VRYI+sSjIb1AOSbHq+c+1sXzBiyZGyZp9mcw=; b=H2APTLSjYM/vhbOFs8sTkoM647lpbImIG+vxn9JhYTnvBSokkIrd5uiI2GgbXy8xsDNxsuOizdRo37OtVYDsFdTte9rhetfU+Fc4GT4QExE9pzNTcTGMXaot004Gj70MqhFaxjqJNqISqnXV1PEzsXTw+/YJBupqA0kOL6/CuoY= Received: from DU2PR04CA0360.eurprd04.prod.outlook.com (2603:10a6:10:2b4::28) by GV1PR08MB7873.eurprd08.prod.outlook.com (2603:10a6:150:5c::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8207.13; Fri, 29 Nov 2024 03:54:27 +0000 Received: from DB1PEPF000509E3.eurprd03.prod.outlook.com (2603:10a6:10:2b4:cafe::11) by DU2PR04CA0360.outlook.office365.com (2603:10a6:10:2b4::28) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8207.14 via Frontend Transport; Fri, 29 Nov 2024 03:54:26 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DB1PEPF000509E3.mail.protection.outlook.com (10.167.242.53) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8207.12 via Frontend Transport; Fri, 29 Nov 2024 03:54:25 +0000 Received: ("Tessian outbound 02553984e049:v514"); Fri, 29 Nov 2024 03:54:24 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 2af9b6426f68cb0c X-TessianGatewayMetadata: PPj4jhHZIpgGAm7e1LV1tvcfj1pFRr1x00PyNOIW5EdPGNXih+gmrCejWQrewPOtc3crC57eSIaKFz1e3MEyAvxLLU6zdqoigz/a92nJTdp2GUcW13xrsljfCCoyl5ftThWOS3/R5MNqM9stkZ8nHsHMS5IpFBk6ICCzhsFy6Ps= X-CR-MTA-TID: 64aa7808 Received: from L033d3d912a50.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 9130761A-1FE7-4A47-AB3D-758DFF246314.1; Fri, 29 Nov 2024 03:54:18 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id L033d3d912a50.1 (version=TLSv1.3 cipher=TLS_AES_256_GCM_SHA384); Fri, 29 Nov 2024 03:54:18 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=fFnDOEAhNNMa4lgs9QTlNHJW3QxQp2gRlTM0d40ukqQvmpE0BWyyiN9YLBOblQ/9+Ga8ModuwBZGf2pg8uDr6AGtbPU+7oC/433EHPp8Agrlr4r5SAG1ZDwZ6FzflMF3aF2LBjOcLygGS6wb9CcAbOG8b/nFX7dsIjs8AxRpWLiTLSZoazZFV9w7lAvgOzDFnrIzWD0fEad3W4cwWHBQEUDXQo8rX/MwCgyd+ohawwrmlj1BnwPms5gVLKaMurCh0ArfPsK/Nm9akWC10kFwSUCPEwChb5FE3kglCZxsWsQWzQUn3nz0EOJrZ4pYfHajse30upHZfhk2i0Y/wieIbw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=q1jXtE7VRYI+sSjIb1AOSbHq+c+1sXzBiyZGyZp9mcw=; b=aJdv0OqmhQ68ExmldKSpvDjnvg6Wn3jx25evj/mo/G+o3sWOJqFzqAEPmEJzN447s19tCc4FphCf7xqjVel9R63XdG4x1a08/p0fOS8OmrQbq0FGWZJTvMtEbkzHejUZZarxbSesnetHxa3yhsFS3I1MD8Cc2EwGRZ+jPIR835foLZKQQV+q5qcQjAB9ReiLRxbUeeYJQevPaK8mEJJ4SwImZtrR0/GdtwrIWEiXYuSXuOQGnN0FHbthpdISwPVpq5HWDQ3N9DlSSOS0Qbs7H5xwCb3Bm69qtzBURIkLnJNB2D6nHL197zHXFiJM05H4yHpcXC8xR2e0qK+TO69V/w== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=q1jXtE7VRYI+sSjIb1AOSbHq+c+1sXzBiyZGyZp9mcw=; b=H2APTLSjYM/vhbOFs8sTkoM647lpbImIG+vxn9JhYTnvBSokkIrd5uiI2GgbXy8xsDNxsuOizdRo37OtVYDsFdTte9rhetfU+Fc4GT4QExE9pzNTcTGMXaot004Gj70MqhFaxjqJNqISqnXV1PEzsXTw+/YJBupqA0kOL6/CuoY= Received: from AS4P192CA0029.EURP192.PROD.OUTLOOK.COM (2603:10a6:20b:5e1::14) by AS2PR08MB8695.eurprd08.prod.outlook.com (2603:10a6:20b:55e::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.8207.13; Fri, 29 Nov 2024 03:54:13 +0000 Received: from AM4PEPF00027A64.eurprd04.prod.outlook.com (2603:10a6:20b:5e1:cafe::15) by AS4P192CA0029.outlook.office365.com (2603:10a6:20b:5e1::14) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.8207.13 via Frontend Transport; Fri, 29 Nov 2024 03:54:13 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM4PEPF00027A64.mail.protection.outlook.com (10.167.16.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.8207.12 via Frontend Transport; Fri, 29 Nov 2024 03:54:13 +0000 Received: from AZ-NEU-EX06.Arm.com (10.240.25.134) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Fri, 29 Nov 2024 03:54:12 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX06.Arm.com (10.240.25.134) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.39; Fri, 29 Nov 2024 03:54:11 +0000 Received: from a078660.blr.arm.com (10.162.46.14) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.39 via Frontend Transport; Fri, 29 Nov 2024 03:54:10 +0000 From: Tejas Belagod <tejas.belagod@arm.com> To: <gcc-patches@gcc.gnu.org> CC: Tejas Belagod <tejas.belagod@arm.com>, <richard.sandiford@arm.com>, <rguenther@suse.de>, <josmyers@redhat.com>, <jason@redhat.com>, <polacek@redhat.com> Subject: [PATCH v3 2/8] aarch64: Make C/C++ operations possible on SVE ACLE types. Date: Fri, 29 Nov 2024 09:23:58 +0530 Message-ID: <20241129035404.3363162-3-tejas.belagod@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20241129035404.3363162-1-tejas.belagod@arm.com> References: <20241129035404.3363162-1-tejas.belagod@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM4PEPF00027A64:EE_|AS2PR08MB8695:EE_|DB1PEPF000509E3:EE_|GV1PR08MB7873:EE_ X-MS-Office365-Filtering-Correlation-Id: 0e76ceb6-a3f0-4d70-f68a-08dd102983f8 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230040|1800799024|82310400026|36860700013|376014; X-Microsoft-Antispam-Message-Info-Original: Kb7CNn+vYir2PF1X1jod9kYXc82pv78qOB/6AtREDFE1oIbBzYH8jpYg7nRxf7ttuo4ZmdwYZxdJpJJ3dEhmpFE4QS/qscHwltxgUB4anBKSRCq//i5jNPeo/IQXgbx4xvQw8plpjzdx/zuLVliGIAhDyeHv+63ST8WQwkZBzBiEEdIjp2zHAFuARc4HN994vMmPalH7KIGxWjaet071fjYUd/6k9Ph1eeUuBB1e/JpV4EtLlqjAGtOv4p4AMlrW5ueMIfHgPjA5+9FOe5yGE7+kF/0ht95iM4TTIuQmg9COII0vEb01/+MfeEb980Eoeq4QjIghPMahf7twqqxAeLfJHqzXmgEcJw74+lf/7KzEtuW38QdmvlzuTZh8tGXYODbnFNWArVnUctKRNCeGd/rWUd2PkP2wbAXvEkCm3vIK4h7ouWHo6xIbauDzg4/a3W5eMNK8xpYq1G7AByj7nxZwOOHccz+cyKQX5ntdgLWVdtKrbmLx+C2RhY/4vHhKumO168nLmyb7tJKh560ktxZZven1HZ/myV2gzVu05MZlfHXgodPqru9lgbiCr90K7TjSo77zCPSrsdsOeHcuWVE1CIwKFvpKI7v8mlrudzf+ZOYZeHN4qIyEapJ6m+7CSj7Jra/hVzJAT6cx5AaWA6z6UdyDTpXxWdELQmmPWSmGJMIs9zKLXqjjio6pNAHkWJnZoGwux0kL1eCN+ramdlOwM6tYx5QKIURk/bf1/hR/mlGk1/tlzwFhPlZwtZyO4jotMdRLoHTiU1YYpkj2x//gpBDoTs60/Iv565tuKQQUDqet0M6NBmnxD3tfdujcNwrPhhv9WLM5wvphESlTujzQBvfBG4M4+uouxHLfWihwL74is5gUcb1zF2FTZr9+0IwIJzLQPW12Pca74zFEra9zNIZMlMQRj/MdnosyWuhUdYn0iNY1kAVjuIdztinzR6PY1jeQwI4TyG6+oOTbzE3iuMtFj0scfhdunysDvAvqwwyIgFOJRNUHXCpqZJdmxL6OsZBwG7SGoJIaTqPLGvJSJFPGEkY2HR0D9HJdaEvPGuQfNl8nyPPB+1zIJ3ziCs6WucCF/Dbir3JUr5VvsUE68sYdRq2Fn6JlKLvzSlmTSz173Zso0l/hr17SKrIYOeYCTS9DVaBDwKDXGx3lWBthfhBhRwHCaeP88ca03T92c45TA186HtuReAaVpTRMbWQPraKJYhY0ca5E0yei0vlM975Y52IqP3U4AF8PRYJgFpf3gB38EVAjA+L5MC/9rjdFnH214g1QHFutPBzMGu6YldZfrMGMRlxVI3hrDyrmFQ80TuKPT7F4JrT6vdqrVipZuXBo+K8/zCGULGWFkf4HxS8LI2YI7bfsPnEhEBgL05xXcOdSNRjklaiFxPpJihQZZR+zWjNwIu/ZQwFtD53cBd80QCMgeMOVhLfQ+nGwWdWOHl7cIvDRcCddc8Zr X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230040)(1800799024)(82310400026)(36860700013)(376014); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB8695 X-MS-Exchange-SkipListedInternetSender: ip=[2603:10a6:20b:5e1::14]; domain=AS4P192CA0029.EURP192.PROD.OUTLOOK.COM X-MS-Exchange-Transport-CrossTenantHeadersStripped: DB1PEPF000509E3.eurprd03.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: b080dba1-aa21-4830-7be7-08dd10297ce0 X-Microsoft-Antispam: BCL:0; ARA:13230040|36860700013|376014|14060799003|82310400026|35042699022|1800799024; X-Microsoft-Antispam-Message-Info: Ae3QhtoaKVc4RNGNq3AN5D3J3IJIM8U17hYs/F3cZpCYcihfa9WPnKEOQv1aqMYn8OViLTb2O7t4WpWlsNInX6kBDsmvnjIOVIWNpGjEytuAOwjqNIoGz3nqlRTzd8ugBItTP5HuBXDra83XHi4DPeubbdZ/AelQEwp8TpQAb4XG9I37kmxyIiSkhAncL7xiQ6arJb2nSHBTDV8yR1vk2uC+TkcoN+7QNQup9pRf85w0HbMgdp2Ice8niHa9c4DfPvzIL0xGsX/C/RYo7AmnMiaMpQ//Z7c392MGp6UP/J8LRFh53mi8+zY+gKsLABEn2XN6yZIfZA5epMp9J0AZTPEpmu4rHK8zBPosO6h4tnZp+KMQxuQDKVybCZnR6Om8u/+KkmE/CJM4HVcULx+lHpjDGd/J2U1PoQrB2ujVtFYTu0F4V68QiJvgZw0LzjlqyuOS8Wtc25E2fClIhwdSZVDQXeTPGrZYyJHzOMS/Bjo7YCY15VaY0b7/AZKU10BYp3ovtSbrpM0fJqFchyb5JoNqavbg1HeA9GxUaFnf3bvebbn/vqlLaBqUBv3L0eiRUP395MGUp+HrrmE1cPgAq8Uo5+7DrFDXuRkcw+AEnGSZeFUzfp8HsKBXxaujv9LF1gX2Fn3DtivzW+k6dPfbP+LmU9NycNhY0Qg1Fb0vTrhM9E+6lMFBSQ4zCTb4viSRtKbJuoXkNSK2R+JWsCWtY4hNAVv69CQt+txuCAq9WKW5oRCYcAWwwdeDLBRaEARtqo4tPqEZMgjF2x39raCfFY5r9uw/dMFRYcb0fRqHvktwKyMANBUefaBl6JsvBdpU8zSByXoq4ZfpJPz3n4+AU/RvqRVuVl5sO4r9JCrqvMi5btbb0H1hFgaK7ONP9CyvMcFN55+yb1ok+96lUU90bG3SrmsnItYKgAGhIWYgnOYsbMx6Qm/WgsUyzdEL/7Jz9JDw5pwvX+f8iiPiMlnUBwOV18F85/stFZuU3SqQ/CXBLIWFkPQAxVucVfV32uzUQ78BtFoK2JWDpK9oCeCyaUsJOKF2rU+nqGX+cr1hEL/FhZe8IMKQ3s2FhpyO8sS0mHc79EHo1h0nBFU9RxKlOPwTn2bahXBY7wmen4WG/+DZabdBdJgRqDutyMlP/3OZJTfNubm5pm0K83Rm5xP1WgZwtRTiEH9VL5scPJn92QP/LWjV6pt0uKISIiaWVVM0fbxPukBnJL+pQzGXFdZOs21aoX+/JNaCv55ZQIS9g+jOMWh9aJgkWRqUfIvImN2MDvO94iYSIwx5fVi7iUbZU9kuFeLQXQokw5TJqZ/z/pZ603eEdvFXTT8mjElQ9s2OkNfQIzhAPzcVnSrQBtUJ7a6gnLYc5XC0uud6scormPVDg7u4asT9nU9qx19/NBQluLi3iRlWL/uCe74EoGxv8tYV0yAT4XD1+uxoijJ9n2CyWXHLjk8pvu87AU/CEw46 X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:64aa7808-outbound-1.mta.getcheckrecipient.com; CAT:NONE; SFS:(13230040)(36860700013)(376014)(14060799003)(82310400026)(35042699022)(1800799024); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 29 Nov 2024 03:54:25.0313 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 0e76ceb6-a3f0-4d70-f68a-08dd102983f8 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF000509E3.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB7873 X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list <gcc-patches.gcc.gnu.org> List-Unsubscribe: <https://gcc.gnu.org/mailman/options/gcc-patches>, <mailto:gcc-patches-request@gcc.gnu.org?subject=unsubscribe> List-Archive: <https://gcc.gnu.org/pipermail/gcc-patches/> List-Post: <mailto:gcc-patches@gcc.gnu.org> List-Help: <mailto:gcc-patches-request@gcc.gnu.org?subject=help> List-Subscribe: <https://gcc.gnu.org/mailman/listinfo/gcc-patches>, <mailto:gcc-patches-request@gcc.gnu.org?subject=subscribe> Errors-To: gcc-patches-bounces~patchwork=sourceware.org@gcc.gnu.org |
Series |
aarch64: Enable C/C++ operations on SVE ACLE types.
|
|
Commit Message
Tejas Belagod
Nov. 29, 2024, 3:53 a.m. UTC
This patch changes the TYPE_INDIVISBLE flag to 0 to enable SVE ACLE types to be treated as GNU vectors and have the same semantics with operations that are defined on GNU vectors. gcc/ChangeLog: * config/aarch64/aarch64-sve-builtins.cc (register_builtin_types): Flip TYPE_INDIVISBLE flag for SVE ACLE vector types. --- gcc/config/aarch64/aarch64-sve-builtins.cc | 5 ++++- 1 file changed, 4 insertions(+), 1 deletion(-)
Comments
Hi! On Fri, 29 Nov 2024 at 05:00, Tejas Belagod <tejas.belagod@arm.com> wrote: > > This patch changes the TYPE_INDIVISBLE flag to 0 to enable SVE ACLE types to be > treated as GNU vectors and have the same semantics with operations that are > defined on GNU vectors. > > gcc/ChangeLog: > > * config/aarch64/aarch64-sve-builtins.cc (register_builtin_types): Flip > TYPE_INDIVISBLE flag for SVE ACLE vector types. Sorry I haven't closely followed the discussions around this patch series, but the Linaro postcommit CI reports 1036 regressions after patch 2/8, is that expected? Given that precommit CI detected "only" 22 regressions with all 8 patches, I suppose most of the 1036 are fixed later in the series? Thanks, Christophe > --- > gcc/config/aarch64/aarch64-sve-builtins.cc | 5 ++++- > 1 file changed, 4 insertions(+), 1 deletion(-) > > diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc > index 0fec1cd439e..adbadd303d4 100644 > --- a/gcc/config/aarch64/aarch64-sve-builtins.cc > +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc > @@ -4576,6 +4576,9 @@ register_builtin_types () > vectype = build_truth_vector_type_for_mode (BYTES_PER_SVE_VECTOR, > VNx16BImode); > num_pr = 1; > + /* Leave svbool_t as indivisible for now. We don't yet support > + C/C++ operators on predicates. */ > + TYPE_INDIVISIBLE_P (vectype) = 1; > } > else > { > @@ -4592,12 +4595,12 @@ register_builtin_types () > && TYPE_ALIGN (vectype) == 128 > && known_eq (size, BITS_PER_SVE_VECTOR)); > num_zr = 1; > + TYPE_INDIVISIBLE_P (vectype) = 0; > } > vectype = build_distinct_type_copy (vectype); > gcc_assert (vectype == TYPE_MAIN_VARIANT (vectype)); > SET_TYPE_STRUCTURAL_EQUALITY (vectype); > TYPE_ARTIFICIAL (vectype) = 1; > - TYPE_INDIVISIBLE_P (vectype) = 1; > make_type_sizeless (vectype); > } > if (num_pr) > -- > 2.25.1 >
On 11/30/24 3:30 AM, Christophe Lyon wrote: > Hi! > > On Fri, 29 Nov 2024 at 05:00, Tejas Belagod <tejas.belagod@arm.com> wrote: >> >> This patch changes the TYPE_INDIVISBLE flag to 0 to enable SVE ACLE types to be >> treated as GNU vectors and have the same semantics with operations that are >> defined on GNU vectors. >> >> gcc/ChangeLog: >> >> * config/aarch64/aarch64-sve-builtins.cc (register_builtin_types): Flip >> TYPE_INDIVISBLE flag for SVE ACLE vector types. > > Sorry I haven't closely followed the discussions around this patch > series, but the Linaro postcommit CI reports > 1036 regressions after patch 2/8, is that expected? > Given that precommit CI detected "only" 22 regressions with all 8 > patches, I suppose most of the 1036 are fixed later in the series? Thanks for raising this. Patch 2/8 enables SVE vectors to behave like GNU vectors (C/C++ operator semantics start applying to SVE vectors) which has a lot of fallout in FE/ME/BE that the patches 3-8 fix (mostly related to handling VLA vectors). I'm currently testing a patch to fix the remaining 22 regressions - they are mostly testisms for which I wanted to make sure I was doing the right thing (which I have indicated in my cover letter). Thanks, Tejas. > > Thanks, > > Christophe > >> --- >> gcc/config/aarch64/aarch64-sve-builtins.cc | 5 ++++- >> 1 file changed, 4 insertions(+), 1 deletion(-) >> >> diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc >> index 0fec1cd439e..adbadd303d4 100644 >> --- a/gcc/config/aarch64/aarch64-sve-builtins.cc >> +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc >> @@ -4576,6 +4576,9 @@ register_builtin_types () >> vectype = build_truth_vector_type_for_mode (BYTES_PER_SVE_VECTOR, >> VNx16BImode); >> num_pr = 1; >> + /* Leave svbool_t as indivisible for now. We don't yet support >> + C/C++ operators on predicates. */ >> + TYPE_INDIVISIBLE_P (vectype) = 1; >> } >> else >> { >> @@ -4592,12 +4595,12 @@ register_builtin_types () >> && TYPE_ALIGN (vectype) == 128 >> && known_eq (size, BITS_PER_SVE_VECTOR)); >> num_zr = 1; >> + TYPE_INDIVISIBLE_P (vectype) = 0; >> } >> vectype = build_distinct_type_copy (vectype); >> gcc_assert (vectype == TYPE_MAIN_VARIANT (vectype)); >> SET_TYPE_STRUCTURAL_EQUALITY (vectype); >> TYPE_ARTIFICIAL (vectype) = 1; >> - TYPE_INDIVISIBLE_P (vectype) = 1; >> make_type_sizeless (vectype); >> } >> if (num_pr) >> -- >> 2.25.1 >>
On Mon, Dec 2, 2024 at 1:47 AM Tejas Belagod <tejas.belagod@arm.com> wrote: > > On 11/30/24 3:30 AM, Christophe Lyon wrote: > > Hi! > > > > On Fri, 29 Nov 2024 at 05:00, Tejas Belagod <tejas.belagod@arm.com> wrote: > >> > >> This patch changes the TYPE_INDIVISBLE flag to 0 to enable SVE ACLE types to be > >> treated as GNU vectors and have the same semantics with operations that are > >> defined on GNU vectors. > >> > >> gcc/ChangeLog: > >> > >> * config/aarch64/aarch64-sve-builtins.cc (register_builtin_types): Flip > >> TYPE_INDIVISBLE flag for SVE ACLE vector types. > > > > Sorry I haven't closely followed the discussions around this patch > > series, but the Linaro postcommit CI reports > > 1036 regressions after patch 2/8, is that expected? > > Given that precommit CI detected "only" 22 regressions with all 8 > > patches, I suppose most of the 1036 are fixed later in the series? > > Thanks for raising this. > > Patch 2/8 enables SVE vectors to behave like GNU vectors (C/C++ operator > semantics start applying to SVE vectors) which has a lot of fallout in > FE/ME/BE that the patches 3-8 fix (mostly related to handling VLA vectors). > > I'm currently testing a patch to fix the remaining 22 regressions - they > are mostly testisms for which I wanted to make sure I was doing the > right thing (which I have indicated in my cover letter). I think I fixed all of the testcases over the weekend. https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670492.html https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670493.html https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670494.html https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670495.html https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670496.html https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670497.html Thanks, Andrew > > Thanks, > Tejas. > > > > > Thanks, > > > > Christophe > > > >> --- > >> gcc/config/aarch64/aarch64-sve-builtins.cc | 5 ++++- > >> 1 file changed, 4 insertions(+), 1 deletion(-) > >> > >> diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc > >> index 0fec1cd439e..adbadd303d4 100644 > >> --- a/gcc/config/aarch64/aarch64-sve-builtins.cc > >> +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc > >> @@ -4576,6 +4576,9 @@ register_builtin_types () > >> vectype = build_truth_vector_type_for_mode (BYTES_PER_SVE_VECTOR, > >> VNx16BImode); > >> num_pr = 1; > >> + /* Leave svbool_t as indivisible for now. We don't yet support > >> + C/C++ operators on predicates. */ > >> + TYPE_INDIVISIBLE_P (vectype) = 1; > >> } > >> else > >> { > >> @@ -4592,12 +4595,12 @@ register_builtin_types () > >> && TYPE_ALIGN (vectype) == 128 > >> && known_eq (size, BITS_PER_SVE_VECTOR)); > >> num_zr = 1; > >> + TYPE_INDIVISIBLE_P (vectype) = 0; > >> } > >> vectype = build_distinct_type_copy (vectype); > >> gcc_assert (vectype == TYPE_MAIN_VARIANT (vectype)); > >> SET_TYPE_STRUCTURAL_EQUALITY (vectype); > >> TYPE_ARTIFICIAL (vectype) = 1; > >> - TYPE_INDIVISIBLE_P (vectype) = 1; > >> make_type_sizeless (vectype); > >> } > >> if (num_pr) > >> -- > >> 2.25.1 > >> >
On Mon, 2 Dec 2024 at 10:45, Tejas Belagod <tejas.belagod@arm.com> wrote: > > On 11/30/24 3:30 AM, Christophe Lyon wrote: > > Hi! > > > > On Fri, 29 Nov 2024 at 05:00, Tejas Belagod <tejas.belagod@arm.com> wrote: > >> > >> This patch changes the TYPE_INDIVISBLE flag to 0 to enable SVE ACLE types to be > >> treated as GNU vectors and have the same semantics with operations that are > >> defined on GNU vectors. > >> > >> gcc/ChangeLog: > >> > >> * config/aarch64/aarch64-sve-builtins.cc (register_builtin_types): Flip > >> TYPE_INDIVISBLE flag for SVE ACLE vector types. > > > > Sorry I haven't closely followed the discussions around this patch > > series, but the Linaro postcommit CI reports > > 1036 regressions after patch 2/8, is that expected? > > Given that precommit CI detected "only" 22 regressions with all 8 > > patches, I suppose most of the 1036 are fixed later in the series? > > Thanks for raising this. > > Patch 2/8 enables SVE vectors to behave like GNU vectors (C/C++ operator > semantics start applying to SVE vectors) which has a lot of fallout in > FE/ME/BE that the patches 3-8 fix (mostly related to handling VLA vectors). > > I'm currently testing a patch to fix the remaining 22 regressions - they > are mostly testisms for which I wanted to make sure I was doing the > right thing (which I have indicated in my cover letter). > Indeed, but I wasn't expecting regressions within the series, also fixed within the series (I thought the policy was to avoid such things, and that each patch is expected not to introduce regressions, precisely because it's annoying during bisects). As you have probably noticed the CI has sent other notifications with your follow-up patches, finding a few more regressions and indeed lots of improvements. I'll have a quick check and probably close them as these results look to be expected from your side. Regarding the 22 regressions you mention above, I've noticed that Andrew Pinksi has fixed some (all?) of them already (in case you haven't noticed his patches). Thanks, Christophe > Thanks, > Tejas. > > > > > Thanks, > > > > Christophe > > > >> --- > >> gcc/config/aarch64/aarch64-sve-builtins.cc | 5 ++++- > >> 1 file changed, 4 insertions(+), 1 deletion(-) > >> > >> diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc > >> index 0fec1cd439e..adbadd303d4 100644 > >> --- a/gcc/config/aarch64/aarch64-sve-builtins.cc > >> +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc > >> @@ -4576,6 +4576,9 @@ register_builtin_types () > >> vectype = build_truth_vector_type_for_mode (BYTES_PER_SVE_VECTOR, > >> VNx16BImode); > >> num_pr = 1; > >> + /* Leave svbool_t as indivisible for now. We don't yet support > >> + C/C++ operators on predicates. */ > >> + TYPE_INDIVISIBLE_P (vectype) = 1; > >> } > >> else > >> { > >> @@ -4592,12 +4595,12 @@ register_builtin_types () > >> && TYPE_ALIGN (vectype) == 128 > >> && known_eq (size, BITS_PER_SVE_VECTOR)); > >> num_zr = 1; > >> + TYPE_INDIVISIBLE_P (vectype) = 0; > >> } > >> vectype = build_distinct_type_copy (vectype); > >> gcc_assert (vectype == TYPE_MAIN_VARIANT (vectype)); > >> SET_TYPE_STRUCTURAL_EQUALITY (vectype); > >> TYPE_ARTIFICIAL (vectype) = 1; > >> - TYPE_INDIVISIBLE_P (vectype) = 1; > >> make_type_sizeless (vectype); > >> } > >> if (num_pr) > >> -- > >> 2.25.1 > >> >
On 12/2/24 3:20 PM, Andrew Pinski wrote: > On Mon, Dec 2, 2024 at 1:47 AM Tejas Belagod <tejas.belagod@arm.com> wrote: >> >> On 11/30/24 3:30 AM, Christophe Lyon wrote: >>> Hi! >>> >>> On Fri, 29 Nov 2024 at 05:00, Tejas Belagod <tejas.belagod@arm.com> wrote: >>>> >>>> This patch changes the TYPE_INDIVISBLE flag to 0 to enable SVE ACLE types to be >>>> treated as GNU vectors and have the same semantics with operations that are >>>> defined on GNU vectors. >>>> >>>> gcc/ChangeLog: >>>> >>>> * config/aarch64/aarch64-sve-builtins.cc (register_builtin_types): Flip >>>> TYPE_INDIVISBLE flag for SVE ACLE vector types. >>> >>> Sorry I haven't closely followed the discussions around this patch >>> series, but the Linaro postcommit CI reports >>> 1036 regressions after patch 2/8, is that expected? >>> Given that precommit CI detected "only" 22 regressions with all 8 >>> patches, I suppose most of the 1036 are fixed later in the series? >> >> Thanks for raising this. >> >> Patch 2/8 enables SVE vectors to behave like GNU vectors (C/C++ operator >> semantics start applying to SVE vectors) which has a lot of fallout in >> FE/ME/BE that the patches 3-8 fix (mostly related to handling VLA vectors). >> >> I'm currently testing a patch to fix the remaining 22 regressions - they >> are mostly testisms for which I wanted to make sure I was doing the >> right thing (which I have indicated in my cover letter). > > I think I fixed all of the testcases over the weekend. > > https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670492.html > https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670493.html > https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670494.html > https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670495.html > https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670496.html > https://gcc.gnu.org/pipermail/gcc-patches/2024-December/670497.html > Ah, sorry, missed that - was still catching up with stuff. Thanks for the fixes - much appreciated. Thanks, Tejas. > Thanks, > Andrew > >> >> Thanks, >> Tejas. >> >>> >>> Thanks, >>> >>> Christophe >>> >>>> --- >>>> gcc/config/aarch64/aarch64-sve-builtins.cc | 5 ++++- >>>> 1 file changed, 4 insertions(+), 1 deletion(-) >>>> >>>> diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc >>>> index 0fec1cd439e..adbadd303d4 100644 >>>> --- a/gcc/config/aarch64/aarch64-sve-builtins.cc >>>> +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc >>>> @@ -4576,6 +4576,9 @@ register_builtin_types () >>>> vectype = build_truth_vector_type_for_mode (BYTES_PER_SVE_VECTOR, >>>> VNx16BImode); >>>> num_pr = 1; >>>> + /* Leave svbool_t as indivisible for now. We don't yet support >>>> + C/C++ operators on predicates. */ >>>> + TYPE_INDIVISIBLE_P (vectype) = 1; >>>> } >>>> else >>>> { >>>> @@ -4592,12 +4595,12 @@ register_builtin_types () >>>> && TYPE_ALIGN (vectype) == 128 >>>> && known_eq (size, BITS_PER_SVE_VECTOR)); >>>> num_zr = 1; >>>> + TYPE_INDIVISIBLE_P (vectype) = 0; >>>> } >>>> vectype = build_distinct_type_copy (vectype); >>>> gcc_assert (vectype == TYPE_MAIN_VARIANT (vectype)); >>>> SET_TYPE_STRUCTURAL_EQUALITY (vectype); >>>> TYPE_ARTIFICIAL (vectype) = 1; >>>> - TYPE_INDIVISIBLE_P (vectype) = 1; >>>> make_type_sizeless (vectype); >>>> } >>>> if (num_pr) >>>> -- >>>> 2.25.1 >>>> >>
diff --git a/gcc/config/aarch64/aarch64-sve-builtins.cc b/gcc/config/aarch64/aarch64-sve-builtins.cc index 0fec1cd439e..adbadd303d4 100644 --- a/gcc/config/aarch64/aarch64-sve-builtins.cc +++ b/gcc/config/aarch64/aarch64-sve-builtins.cc @@ -4576,6 +4576,9 @@ register_builtin_types () vectype = build_truth_vector_type_for_mode (BYTES_PER_SVE_VECTOR, VNx16BImode); num_pr = 1; + /* Leave svbool_t as indivisible for now. We don't yet support + C/C++ operators on predicates. */ + TYPE_INDIVISIBLE_P (vectype) = 1; } else { @@ -4592,12 +4595,12 @@ register_builtin_types () && TYPE_ALIGN (vectype) == 128 && known_eq (size, BITS_PER_SVE_VECTOR)); num_zr = 1; + TYPE_INDIVISIBLE_P (vectype) = 0; } vectype = build_distinct_type_copy (vectype); gcc_assert (vectype == TYPE_MAIN_VARIANT (vectype)); SET_TYPE_STRUCTURAL_EQUALITY (vectype); TYPE_ARTIFICIAL (vectype) = 1; - TYPE_INDIVISIBLE_P (vectype) = 1; make_type_sizeless (vectype); } if (num_pr)