From patchwork Mon Aug 5 22:29:34 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Patrick O'Neill X-Patchwork-Id: 95337 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 15616385842A for ; Mon, 5 Aug 2024 22:30:30 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mail-pg1-x529.google.com (mail-pg1-x529.google.com [IPv6:2607:f8b0:4864:20::529]) by sourceware.org (Postfix) with ESMTPS id 648BA385828E for ; Mon, 5 Aug 2024 22:29:46 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 648BA385828E Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivosinc.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivosinc.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 648BA385828E Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2607:f8b0:4864:20::529 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1722896989; cv=none; b=SJSBoABzzMdSeW8CR0Lq7Nqy2ddMg7buyPCihtHfFNmEHYZYnwccQDx89mMWEHiEt1Ja2Q4EeAUW6gQ0jU3R2sQq+7/YXxvuAims0C/CZyNwjH9RCChz17lbLF6YQQZnVr0VRtKKJAUqr5HnYwU+nXk5lx9cZRgt50+Axc3+7OI= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1722896989; c=relaxed/simple; bh=wRx9oBKQc6cqZ2nHfWoaZO+yn/s1NmdG5BDlQNPiMvI=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=wzy9LsQ6FwKSMgErR4oDE81SItCe3iTI6YrMC4pnspbk2UEmGtlZX3gXIrnjkQ8Epp2mIxhHl6OV0jbLEY3x13ECfNI/7uQ+rnc97LWcXMCZa1ur3ile1afHx7NmOZJcm+Xn5XWhXEOQo5sOP+FhGHJ1V8mNpZ5BCJhIByws1pk= ARC-Authentication-Results: i=1; server2.sourceware.org Received: by mail-pg1-x529.google.com with SMTP id 41be03b00d2f7-7b396521ff6so5312274a12.1 for ; Mon, 05 Aug 2024 15:29:46 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=rivosinc-com.20230601.gappssmtp.com; s=20230601; t=1722896985; x=1723501785; darn=gcc.gnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=9vGLOci1uzNIC01c46rQmc+DCNWZCkIqZa9HSkbpCnU=; b=0RoXuwXgb4RvPLRH5PO2iDnHgPvbZV3u7ghVbkkHyJ3DJKPzYAo5D+D+pFnkmdLKq6 muFHMN6iVCrGE5/YfHWNtEZzD4z3AnGylRO1bzo11L8q0cC6kX+Zp2No69DGuMNRC7Fk j/YNFY8Q1rlZV0/uwLqM5KfjzjG/G5lszeueNKJfIiSBR9Rjn2dLqS0e0JDUyRGPl9RI SADRAEUECJE7RwcpMKyHfIoOB6PnSgK4HU1ZsPtV5WRKLSZRQuQHPtq5LfD1gLDqkR7C j/0EnF1ckS3TXBdJ+96cHeYRhRWPUajU7IxZ4ZhG85bXzUbYs3tKg1TPrMEM9tPGFvLT IPPg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1722896985; x=1723501785; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=9vGLOci1uzNIC01c46rQmc+DCNWZCkIqZa9HSkbpCnU=; b=U4xJEHYJxiRFlckzcCM+gxHC4RycAbUs4YnOe4Wp8d/u0BG0rUgl8amIMSKe9lvlUK ZBnkfsMmtVpS6FmQIjhT9zhyqaiUbgBy93QKht2RhpeGhod5qe5t1Pr4R/CcWfg1Sw4+ ha1RQActgfbpiJsn31AL/XmH5a/tR4NfE/zgik7lry/JPKifsYyKMXIxuN6lxrLggexq EJZmdFKQE6QtMadDPLLrS+IYA9ZR+wYbKud3U/oFetfrnk2z6xjlrWwZWt78w6DUA3Cm vPuqWJX7uPy7ki5ylAuCx8tLuZU+Q8pSIxKar4xJLPwIeGBuOTZTCN5FEXAJ2WfpM5jH op8g== X-Gm-Message-State: AOJu0YwcuKpkZyAk+LRIZQtYUSsyRCqff8aPkcwUiEchUVOzscnYpSyn Q8AzejU3Zrn3lt8lhId3iK6TmUSluYrwcsNglVI9bTVoRsHVDTNqjt425+V2U+BDHIL0koD0QfA b X-Google-Smtp-Source: AGHT+IFsPM+aLWed5vjUWvVk0YnWRqMleStVS/esBmlANP/S5SYqX72IGuYhNfNzsue7EAqHjFIxww== X-Received: by 2002:a05:6a20:c50f:b0:1c6:ba8b:1e26 with SMTP id adf61e73a8af0-1c6ba8b1e87mr8391195637.11.1722896984694; Mon, 05 Aug 2024 15:29:44 -0700 (PDT) Received: from patrick-ThinkPad-X1-Carbon-Gen-8.hq.rivosinc.com ([50.145.13.30]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7106ecfc3b5sm5875494b3a.158.2024.08.05.15.29.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 05 Aug 2024 15:29:44 -0700 (PDT) From: Patrick O'Neill To: gcc-patches@gcc.gnu.org Cc: jeffreyalaw@gmail.com, rdapp.gcc@gmail.com, juzhe.zhong@rivai.ai, pan2.li@intel.com, christoph.muellner@vrull.eu, gnu-toolchain@rivosinc.com, Patrick O'Neill Subject: [PATCH 3/3] RISC-V: Fix typos in code Date: Mon, 5 Aug 2024 15:29:34 -0700 Message-ID: <20240805222934.2720465-3-patrick@rivosinc.com> X-Mailer: git-send-email 2.43.2 In-Reply-To: <20240805222934.2720465-1-patrick@rivosinc.com> References: <20240805222934.2720465-1-patrick@rivosinc.com> MIME-Version: 1.0 X-Spam-Status: No, score=-11.6 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces~patchwork=sourceware.org@gcc.gnu.org This fixes typos in function names and executed code. gcc/ChangeLog: * config/riscv/riscv-target-attr.cc (num_occurences_in_str): Rename... (num_occurrences_in_str): here. (riscv_process_target_attr): Update num_occurences_in_str callsite. * config/riscv/riscv-v.cc (emit_vec_widden_cvt_x_f): widden -> widen. (emit_vec_widen_cvt_x_f): Ditto. (emit_vec_widden_cvt_f_f): Ditto. (emit_vec_widen_cvt_f_f): Ditto. (emit_vec_rounding_to_integer): Update *widden* callsites. * config/riscv/riscv-vector-builtins.cc (expand_builtin): Update required_ext_to_isa_name callsite and fix xtheadvector typo. * config/riscv/riscv-vector-builtins.h (reqired_ext_to_isa_name): Rename... (required_ext_to_isa_name): here. * config/riscv/riscv_th_vector.h: Fix endif label. * config/riscv/vector-crypto.md: boardcast_scalar -> broadcast_scalar. * config/riscv/vector.md: Ditto. Signed-off-by: Patrick O'Neill --- Relying on precommit for full testing. --- gcc/config/riscv/riscv-target-attr.cc | 4 +- gcc/config/riscv/riscv-v.cc | 10 +-- gcc/config/riscv/riscv-vector-builtins.cc | 2 +- gcc/config/riscv/riscv-vector-builtins.h | 4 +- gcc/config/riscv/riscv_th_vector.h | 2 +- gcc/config/riscv/vector-crypto.md | 8 +-- gcc/config/riscv/vector.md | 74 +++++++++++------------ 7 files changed, 52 insertions(+), 52 deletions(-) -- 2.34.1 diff --git a/gcc/config/riscv/riscv-target-attr.cc b/gcc/config/riscv/riscv-target-attr.cc index 1645a669217..bf14ade5ce0 100644 --- a/gcc/config/riscv/riscv-target-attr.cc +++ b/gcc/config/riscv/riscv-target-attr.cc @@ -290,7 +290,7 @@ riscv_process_one_target_attr (char *arg_str, NULL-terminated string STR. */ static unsigned int -num_occurences_in_str (char c, char *str) +num_occurrences_in_str (char c, char *str) { unsigned int res = 0; while (*str != '\0') @@ -347,7 +347,7 @@ riscv_process_target_attr (tree args, location_t loc) /* Used to catch empty spaces between semi-colons i.e. attribute ((target ("attr1;;attr2"))). */ - unsigned int num_semicolons = num_occurences_in_str (';', str_to_check); + unsigned int num_semicolons = num_occurrences_in_str (';', str_to_check); /* Handle multiple target attributes separated by ';'. */ char *token = strtok_r (str_to_check, ";", &str_to_check); diff --git a/gcc/config/riscv/riscv-v.cc b/gcc/config/riscv/riscv-v.cc index 90a156221af..0db5c7591ef 100644 --- a/gcc/config/riscv/riscv-v.cc +++ b/gcc/config/riscv/riscv-v.cc @@ -4599,7 +4599,7 @@ emit_vec_narrow_cvt_x_f (rtx op_dest, rtx op_src, insn_type type, } static void -emit_vec_widden_cvt_x_f (rtx op_dest, rtx op_src, insn_type type, +emit_vec_widen_cvt_x_f (rtx op_dest, rtx op_src, insn_type type, machine_mode vec_mode) { rtx ops[] = {op_dest, op_src}; @@ -4609,7 +4609,7 @@ emit_vec_widden_cvt_x_f (rtx op_dest, rtx op_src, insn_type type, } static void -emit_vec_widden_cvt_f_f (rtx op_dest, rtx op_src, insn_type type, +emit_vec_widen_cvt_f_f (rtx op_dest, rtx op_src, insn_type type, machine_mode vec_mode) { rtx ops[] = {op_dest, op_src}; @@ -4835,7 +4835,7 @@ emit_vec_rounding_to_integer (rtx op_0, rtx op_1, insn_type type, else if (maybe_eq (vec_fp_size, vec_int_size * 2)) /* DF => SI. */ emit_vec_narrow_cvt_x_f (op_0, op_1, type, vec_fp_mode); else if (maybe_eq (vec_fp_size * 2, vec_int_size)) /* SF => DI, HF => SI. */ - emit_vec_widden_cvt_x_f (op_0, op_1, type, vec_int_mode); + emit_vec_widen_cvt_x_f (op_0, op_1, type, vec_int_mode); else if (maybe_eq (vec_fp_size * 4, vec_int_size)) /* HF => DI. */ { gcc_assert (vec_bridge_mode != E_VOIDmode); @@ -4843,9 +4843,9 @@ emit_vec_rounding_to_integer (rtx op_0, rtx op_1, insn_type type, rtx op_sf = gen_reg_rtx (vec_bridge_mode); /* Step-1: HF => SF, no rounding here. */ - emit_vec_widden_cvt_f_f (op_sf, op_1, UNARY_OP, vec_bridge_mode); + emit_vec_widen_cvt_f_f (op_sf, op_1, UNARY_OP, vec_bridge_mode); /* Step-2: SF => DI. */ - emit_vec_widden_cvt_x_f (op_0, op_sf, type, vec_int_mode); + emit_vec_widen_cvt_x_f (op_0, op_sf, type, vec_int_mode); } else gcc_unreachable (); diff --git a/gcc/config/riscv/riscv-vector-builtins.cc b/gcc/config/riscv/riscv-vector-builtins.cc index 3d73514ffb0..9f707efa533 100644 --- a/gcc/config/riscv/riscv-vector-builtins.cc +++ b/gcc/config/riscv/riscv-vector-builtins.cc @@ -4765,7 +4765,7 @@ expand_builtin (unsigned int code, tree exp, rtx target) error_at (EXPR_LOCATION (exp), "built-in function %qE requires the %qs ISA extension", exp, - reqired_ext_to_isa_name (rfn.required)); + required_ext_to_isa_name (rfn.required)); return target; } diff --git a/gcc/config/riscv/riscv-vector-builtins.h b/gcc/config/riscv/riscv-vector-builtins.h index b4445fa6d5d..f092dbfa3be 100644 --- a/gcc/config/riscv/riscv-vector-builtins.h +++ b/gcc/config/riscv/riscv-vector-builtins.h @@ -130,7 +130,7 @@ enum required_ext /* Please update below to isa_name func when add or remove enum type(s). */ }; -static inline const char * reqired_ext_to_isa_name (enum required_ext required) +static inline const char * required_ext_to_isa_name (enum required_ext required) { switch (required) { @@ -155,7 +155,7 @@ static inline const char * reqired_ext_to_isa_name (enum required_ext required) case ZVKSH_EXT: return "zvksh"; case XTHEADVECTOR_EXT: - return "xthreadvector"; + return "xtheadvector"; case ZVFBFMIN_EXT: return "zvfbfmin"; case ZVFBFWMA_EXT: diff --git a/gcc/config/riscv/riscv_th_vector.h b/gcc/config/riscv/riscv_th_vector.h index b6b6738bdda..78ef853d79b 100644 --- a/gcc/config/riscv/riscv_th_vector.h +++ b/gcc/config/riscv/riscv_th_vector.h @@ -46,4 +46,4 @@ extern "C" { } #endif // __cplusplus #endif // __riscv_xtheadvector -#endif // __RISCV_TH_ECTOR_H +#endif // __RISCV_TH_VECTOR_H diff --git a/gcc/config/riscv/vector-crypto.md b/gcc/config/riscv/vector-crypto.md index 17432b15815..db372bef645 100755 --- a/gcc/config/riscv/vector-crypto.md +++ b/gcc/config/riscv/vector-crypto.md @@ -168,9 +168,9 @@ /* vl */operands[5], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_vandn (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -409,9 +409,9 @@ /* vl */operands[5], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_vclmul (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) diff --git a/gcc/config/riscv/vector.md b/gcc/config/riscv/vector.md index 203a41fbde3..aad34b3aa24 100644 --- a/gcc/config/riscv/vector.md +++ b/gcc/config/riscv/vector.md @@ -1793,7 +1793,7 @@ ;; constraint alternative 2 match vse.v. ;; constraint alternative 3 match vmv.v.v. -;; If operand 3 is a const_vector, then it is left to pred_braordcast patterns. +;; If operand 3 is a const_vector, then it is left to pred_broadcast patterns. (define_expand "@pred_mov" [(set (match_operand:V_VLS 0 "nonimmediate_operand") (if_then_else:V_VLS @@ -1971,9 +1971,9 @@ /* vl */operands[5], mode, riscv_vector::simm5_p (operands[3]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_merge (operands[0], operands[1], - operands[2], boardcast_scalar, operands[4], operands[5], + operands[2], broadcast_scalar, operands[4], operands[5], operands[6], operands[7])); }, (riscv_vector::avl_type) INTVAL (operands[7]))) @@ -2756,9 +2756,9 @@ /* vl */operands[5], mode, riscv_vector::has_vi_variant_p (, operands[4]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_ (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -2832,9 +2832,9 @@ /* vl */operands[5], mode, riscv_vector::has_vi_variant_p (, operands[4]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_ (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -2908,9 +2908,9 @@ /* vl */operands[5], mode, riscv_vector::neg_simm5_p (operands[4]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_sub (operands[0], operands[1], - operands[2], boardcast_scalar, operands[3], operands[5], + operands[2], broadcast_scalar, operands[3], operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -3026,9 +3026,9 @@ /* vl */operands[5], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_mulh (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -3201,9 +3201,9 @@ /* vl */operands[5], mode, riscv_vector::simm5_p (operands[3]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_adc (operands[0], operands[1], - operands[2], boardcast_scalar, operands[4], operands[5], + operands[2], broadcast_scalar, operands[4], operands[5], operands[6], operands[7])); }, (riscv_vector::avl_type) INTVAL (operands[7]))) @@ -3285,9 +3285,9 @@ /* vl */operands[5], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_sbc (operands[0], operands[1], - operands[2], boardcast_scalar, operands[4], operands[5], + operands[2], broadcast_scalar, operands[4], operands[5], operands[6], operands[7])); }, (riscv_vector::avl_type) INTVAL (operands[7]))) @@ -3448,9 +3448,9 @@ /* vl */operands[4], mode, riscv_vector::simm5_p (operands[2]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_madc (operands[0], operands[1], - boardcast_scalar, operands[3], operands[4], operands[5])); + broadcast_scalar, operands[3], operands[4], operands[5])); }, (riscv_vector::avl_type) INTVAL (operands[5]))) DONE; @@ -3520,9 +3520,9 @@ /* vl */operands[4], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_msbc (operands[0], operands[1], - boardcast_scalar, operands[3], operands[4], operands[5])); + broadcast_scalar, operands[3], operands[4], operands[5])); }, (riscv_vector::avl_type) INTVAL (operands[5]))) DONE; @@ -3669,9 +3669,9 @@ /* vl */operands[3], mode, riscv_vector::simm5_p (operands[2]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_madc_overflow (operands[0], operands[1], - boardcast_scalar, operands[3], operands[4])); + broadcast_scalar, operands[3], operands[4])); }, (riscv_vector::avl_type) INTVAL (operands[4]))) DONE; @@ -3738,9 +3738,9 @@ /* vl */operands[3], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_msbc_overflow (operands[0], operands[1], - boardcast_scalar, operands[3], operands[4])); + broadcast_scalar, operands[3], operands[4])); }, (riscv_vector::avl_type) INTVAL (operands[4]))) DONE; @@ -4300,9 +4300,9 @@ /* vl */operands[5], mode, riscv_vector::has_vi_variant_p (, operands[4]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_ (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -4376,9 +4376,9 @@ /* vl */operands[5], mode, riscv_vector::has_vi_variant_p (, operands[4]), - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_ (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -4522,9 +4522,9 @@ /* vl */operands[5], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_ (operands[0], operands[1], - operands[2], operands[3], boardcast_scalar, operands[5], + operands[2], operands[3], broadcast_scalar, operands[5], operands[6], operands[7], operands[8], operands[9])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -4907,15 +4907,15 @@ mode, riscv_vector::has_vi_variant_p (code, operands[5]), code == LT || code == LTU ? - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_ltge (operands[0], operands[1], - operands[2], operands[3], operands[4], boardcast_scalar, + operands[2], operands[3], operands[4], broadcast_scalar, operands[6], operands[7], operands[8])); } : - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_cmp (operands[0], operands[1], - operands[2], operands[3], operands[4], boardcast_scalar, + operands[2], operands[3], operands[4], broadcast_scalar, operands[6], operands[7], operands[8])); }, (riscv_vector::avl_type) INTVAL (operands[8]))) @@ -5407,9 +5407,9 @@ /* vl */operands[6], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_mul_plus (operands[0], operands[1], - boardcast_scalar, operands[3], operands[4], operands[5], + broadcast_scalar, operands[3], operands[4], operands[5], operands[6], operands[7], operands[8], operands[9])); }, (riscv_vector::avl_type) INTVAL (operands[9]))) @@ -5705,9 +5705,9 @@ /* vl */operands[6], mode, false, - [] (rtx *operands, rtx boardcast_scalar) { + [] (rtx *operands, rtx broadcast_scalar) { emit_insn (gen_pred_minus_mul (operands[0], operands[1], - boardcast_scalar, operands[3], operands[4], operands[5], + broadcast_scalar, operands[3], operands[4], operands[5], operands[6], operands[7], operands[8], operands[9])); }, (riscv_vector::avl_type) INTVAL (operands[9])))