diff mbox series

testsuite: Add RISC-V to targets not xfailing gcc.dg/attr-alloc_size-11.c:50, 51.

Message ID 20240805122636.2450000-1-jiawei@iscas.ac.cn
State Committed
Commit 70ffc57fd2fdb3c8fa67f11d2e8e6b6275dcc7c0
Delegated to: Jeff Law
Headers
Series testsuite: Add RISC-V to targets not xfailing gcc.dg/attr-alloc_size-11.c:50, 51. |

Checks

Context Check Description
rivoscibot/toolchain-ci-rivos-apply-patch success Patch applied
rivoscibot/toolchain-ci-rivos-lint success Lint passed
rivoscibot/toolchain-ci-rivos-build--newlib-rv64gcv-lp64d-multilib success Build passed
rivoscibot/toolchain-ci-rivos-build--linux-rv64gcv-lp64d-multilib success Build passed
rivoscibot/toolchain-ci-rivos-build--linux-rv64gc_zba_zbb_zbc_zbs-lp64d-multilib success Build passed
rivoscibot/toolchain-ci-rivos-build--newlib-rv64gc-lp64d-non-multilib success Build passed
rivoscibot/toolchain-ci-rivos-build--linux-rv64gc-lp64d-non-multilib success Build passed
rivoscibot/toolchain-ci-rivos-test success Testing passed
linaro-tcwg-bot/tcwg_gcc_build--master-arm success Build passed
linaro-tcwg-bot/tcwg_gcc_build--master-aarch64 success Build passed
linaro-tcwg-bot/tcwg_gcc_check--master-aarch64 warning Patch is already merged
linaro-tcwg-bot/tcwg_gcc_check--master-arm warning Patch is already merged

Commit Message

Jiawei Aug. 5, 2024, 12:26 p.m. UTC 
  The test has been observed to pass on most architectures including RISC-V:
https://godbolt.org/z/8nYEvW6n1

Origin issue see:
https://gcc.gnu.org/PR79356#c11

Update RISC-V target to to pass list.

gcc/testsuite/ChangeLog:

	* gcc.dg/attr-alloc_size-11.c: Add RISC-V to the list
	of targets excluding xfail on lines 50 and 51.

---
 gcc/testsuite/gcc.dg/attr-alloc_size-11.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

Comments

Jeff Law Aug. 5, 2024, 3:21 p.m. UTC | #1 
On 8/5/24 6:26 AM, Jiawei wrote:
> The test has been observed to pass on most architectures including RISC-V:
> https://godbolt.org/z/8nYEvW6n1
> 
> Origin issue see:
> https://gcc.gnu.org/PR79356#c11
> 
> Update RISC-V target to to pass list.
> 
> gcc/testsuite/ChangeLog:
> 
> 	* gcc.dg/attr-alloc_size-11.c: Add RISC-V to the list
> 	of targets excluding xfail on lines 50 and 51.
Almost certainly behaving like the other targets in the list due to how 
promotions work.

OK for the trunk.  Thanks!

jeff
Jiawei Aug. 5, 2024, 3:46 p.m. UTC | #2 
在 2024/8/5 23:21, Jeff Law 写道:
>
>
> On 8/5/24 6:26 AM, Jiawei wrote:
>> The test has been observed to pass on most architectures including 
>> RISC-V:
>> https://godbolt.org/z/8nYEvW6n1
>>
>> Origin issue see:
>> https://gcc.gnu.org/PR79356#c11
>>
>> Update RISC-V target to to pass list.
>>
>> gcc/testsuite/ChangeLog:
>>
>>     * gcc.dg/attr-alloc_size-11.c: Add RISC-V to the list
>>     of targets excluding xfail on lines 50 and 51.
> Almost certainly behaving like the other targets in the list due to 
> how promotions work.
>
> OK for the trunk.  Thanks!
>
> jeff

Okay, thanks for your review, committed.

BR,

jiawei
diff mbox series

Patch

diff --git a/gcc/testsuite/gcc.dg/attr-alloc_size-11.c b/gcc/testsuite/gcc.dg/attr-alloc_size-11.c
index a2efe128915..6346d5e084b 100644
--- a/gcc/testsuite/gcc.dg/attr-alloc_size-11.c
+++ b/gcc/testsuite/gcc.dg/attr-alloc_size-11.c
@@ -47,8 +47,8 @@  typedef __SIZE_TYPE__    size_t;
 
 /* The following tests fail because of missing range information.  The xfail
    exclusions are PR79356.  */
-TEST (signed char, SCHAR_MIN + 2, ALLOC_MAX);   /* { dg-warning "argument 1 range \\\[13, \[0-9\]+\\\] exceeds maximum object size 12" "missing range info for signed char" { xfail { ! { aarch64*-*-* arm*-*-* avr-*-* alpha*-*-* cris-*-* ia64-*-* mips*-*-* or1k*-*-* pdp11*-*-* powerpc*-*-* sparc*-*-* s390*-*-* visium-*-* msp430-*-* nvptx*-*-*} } } } */
-TEST (short, SHRT_MIN + 2, ALLOC_MAX); /* { dg-warning "argument 1 range \\\[13, \[0-9\]+\\\] exceeds maximum object size 12" "missing range info for short" { xfail { ! { aarch64*-*-* arm*-*-* alpha*-*-* avr-*-* cris-*-* ia64-*-* mips*-*-* or1k*-*-* pdp11*-*-* powerpc*-*-* sparc*-*-* s390x-*-* visium-*-* msp430-*-* nvptx*-*-* } } } } */
+TEST (signed char, SCHAR_MIN + 2, ALLOC_MAX);   /* { dg-warning "argument 1 range \\\[13, \[0-9\]+\\\] exceeds maximum object size 12" "missing range info for signed char" { xfail { ! { aarch64*-*-* arm*-*-* avr-*-* alpha*-*-* cris-*-* ia64-*-* mips*-*-* or1k*-*-* pdp11*-*-* powerpc*-*-* riscv*-*-* sparc*-*-* s390*-*-* visium-*-* msp430-*-* nvptx*-*-*} } } } */
+TEST (short, SHRT_MIN + 2, ALLOC_MAX); /* { dg-warning "argument 1 range \\\[13, \[0-9\]+\\\] exceeds maximum object size 12" "missing range info for short" { xfail { ! { aarch64*-*-* arm*-*-* alpha*-*-* avr-*-* cris-*-* ia64-*-* mips*-*-* or1k*-*-* pdp11*-*-* powerpc*-*-* riscv*-*-* sparc*-*-* s390x-*-* visium-*-* msp430-*-* nvptx*-*-* } } } } */
 TEST (int, INT_MIN + 2, ALLOC_MAX);    /* { dg-warning "argument 1 range \\\[13, \[0-9\]+\\\] exceeds maximum object size 12" } */
 TEST (int, -3, ALLOC_MAX);             /* { dg-warning "argument 1 range \\\[13, \[0-9\]+\\\] exceeds maximum object size 12" } */
 TEST (int, -2, ALLOC_MAX);             /* { dg-warning "argument 1 range \\\[13, \[0-9\]+\\\] exceeds maximum object size 12" } */