From patchwork Wed May 10 13:30:30 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Christophe Lyon X-Patchwork-Id: 69059 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 2B6903895FE4 for ; Wed, 10 May 2023 13:33:56 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 2B6903895FE4 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1683725636; bh=7qr59/eZdXVwu1RR5bkjKKU+yhBL3q3UbyzD2P67bpQ=; h=To:CC:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=JeZY1wxUcq1+KrJrvmLEWVclGddMsTb8+sth+kgvf7ciym/7GOQO8ANox2zxXC5Lu PCEHnrIUye3Y//6pb3dg0aU5x+v+rEq7gJoc9y24N9ZRjesJOYw94dX1Tk2kuEhlPP 9N27yQEUXw1ZolpWcUphltIk6abBmxYuB3Ja6nX8= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on2057.outbound.protection.outlook.com [40.107.8.57]) by sourceware.org (Postfix) with ESMTPS id 0F2E5385276F for ; Wed, 10 May 2023 13:31:17 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 0F2E5385276F Received: from DUZPR01CA0233.eurprd01.prod.exchangelabs.com (2603:10a6:10:4b4::17) by AM0PR08MB5332.eurprd08.prod.outlook.com (2603:10a6:208:17e::8) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.19; Wed, 10 May 2023 13:31:13 +0000 Received: from DBAEUR03FT036.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:4b4:cafe::4e) by DUZPR01CA0233.outlook.office365.com (2603:10a6:10:4b4::17) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.19 via Frontend Transport; Wed, 10 May 2023 13:31:13 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT036.mail.protection.outlook.com (100.127.142.193) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.19 via Frontend Transport; Wed, 10 May 2023 13:31:13 +0000 Received: ("Tessian outbound 99a3040377ca:v136"); Wed, 10 May 2023 13:31:13 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 56199f3d7bca3ffd X-CR-MTA-TID: 64aa7808 Received: from 9134842a5e5a.2 by 64aa7808-outbound-1.mta.getcheckrecipient.com id DF010064-D491-428F-9C53-D3F3B37EF30A.1; Wed, 10 May 2023 13:31:06 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 9134842a5e5a.2 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Wed, 10 May 2023 13:31:06 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GBIK2r3E8atTE99egQXxxStqtwIuXBLRFKVGAvjaPbJ30Bt2s9aqJla/GRWnV8BgybnPxHKpO89CFLoipeRjKAXnlhSO9efqqirpLXyFr8IutO7F3rt8UPkN137WIx8+i4wR4V/KBIOIAo/jzUFyfGEEIr5nSmZTS3MQUyllugF8a/AXP8J99mh783aCcyGcz4Yw52g0EIuaWq7tSdH0ysVnCJvCRRbBaxsblllLuPPqOP5vg6miPVBz2cT3h8a79rnF3iQn4qB/GPZKPSXekleZAfpg/GNHFw287L26Vicj30dBk8+hNeJhZzlDJZxRdDCQ2a/jL6euO6hp5QsN9g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=7qr59/eZdXVwu1RR5bkjKKU+yhBL3q3UbyzD2P67bpQ=; b=bBsSi8lxdOxIqmuDzCkMwwekA/6ekydYyG/0oCU0o6RnenxdxcuPDPf9d7o4nGq56TTEKDwt1rg2yzo1CDjRIc9fWo5pFdtjRRu4IkBCEEffdytaB2PjaJH0hjuzN9fF4R3H0V6eCcP76MhcndUM4pi9aw3Kj6T1ZDZ6Pmtw0xUwZq2ucYCxtjuhHtXTNmDiIecp5Ei3PTz23hdkRq3GODR8ku7gi67dBN1p4JGUHfpNrQ4kKADXDkAGpJwhnyWODo1hTtHIsYOWK2RnJaxzj6DWpYFUptWXAa3XbYrDovVkGz9Zu3CwqqCWVNWUIeuI+da7ZRqlek9toS900NGtMQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none Received: from DB8PR06CA0003.eurprd06.prod.outlook.com (2603:10a6:10:100::16) by AM8PR08MB5779.eurprd08.prod.outlook.com (2603:10a6:20b:1d7::14) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.19; Wed, 10 May 2023 13:31:02 +0000 Received: from DBAEUR03FT031.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:100:cafe::f2) by DB8PR06CA0003.outlook.office365.com (2603:10a6:10:100::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6387.19 via Frontend Transport; Wed, 10 May 2023 13:31:02 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DBAEUR03FT031.mail.protection.outlook.com (100.127.142.173) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6387.20 via Frontend Transport; Wed, 10 May 2023 13:31:02 +0000 Received: from AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.23; Wed, 10 May 2023 13:30:47 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX02.Emea.Arm.com (10.251.26.5) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.23; Wed, 10 May 2023 13:30:46 +0000 Received: from e129018.arm.com (10.57.23.51) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.23 via Frontend Transport; Wed, 10 May 2023 13:30:46 +0000 To: , , , CC: Christophe Lyon Subject: [PATCH 14/20] arm: [MVE intrinsics] rework vaddvaq Date: Wed, 10 May 2023 15:30:30 +0200 Message-ID: <20230510133036.596530-14-christophe.lyon@arm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230510133036.596530-1-christophe.lyon@arm.com> References: <20230510133036.596530-1-christophe.lyon@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DBAEUR03FT031:EE_|AM8PR08MB5779:EE_|DBAEUR03FT036:EE_|AM0PR08MB5332:EE_ X-MS-Office365-Filtering-Correlation-Id: d2e4c5b8-3b94-48dd-0d4c-08db515ad336 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: kea8kO0y6IcB0FpzV2Ok4k5dCgEGa/NBKpIR9GuGi+mTisdz1ntrLRNxsAfk2MGDj6sQJm2AMf/DLrRMyu1La4cwA+Et+Teco8YCb2jdf010ON4458q1nMhj6XwsLG3Jetr/Sc/VJce3A0QQZyzQF/NBkekxYLWq2DZnZ0oOy3Hk1OIgEi4n9PTPseTx+bAlQRNmdek7n3wC8SK9BLbk+M6TDAXkp2e2IA92bSDunAdiE5wIoZ6MsZOvmw4hiPWFfJg2Cu0WveuIsaDjfpGxy9YWil989aHvQ9s5V7svbNPxzIG88uDjxf9T4S205G1kpiktIS3cXrkxXwQqwhPEbMhlnxdy2BNQCk6q1vRIJ+cS42f+y3oH8tFo9rEH/vZeFu8NXfFQRLGOtu/2gp4edWdGSaqMz2sQqVhP07UThPTww1j3wumTpxoYEux4yep+XksCQl9miYKsfpeOKTcFrezcXZ9usVEvvnBYCy+1vpQ9p3uziV2VuPTW6A0SS15rP1kWgPtOLjc/87AFIb0km0D1JLiyWgczrcH+NQSbrqlsY/jp9D3jPqy/uyg/kkipuA4JhqvGk1aPjL+DPhlskgGR6CPZ3huwQeMJcahDzM3r7/CUoN8bfwSPy9zmGjUJz7zykcxjxovs9AfL7ZXSw5FzEs+k7trT3QctX/jGTklTBb0yl6AiF4PvCexpbgTCtYuK9udDgWJMNBcAFvuKoLcwv8iD8tAW2vK+pNTbicjrMifQHAavtpR3Z6A4G0XVxwfZuo0tJZY3X+zRZs9ZVA== X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230028)(4636009)(346002)(39860400002)(396003)(376002)(136003)(451199021)(40470700004)(36840700001)(46966006)(82310400005)(81166007)(1076003)(26005)(186003)(2616005)(426003)(47076005)(83380400001)(336012)(36860700001)(40480700001)(36756003)(40460700003)(6666004)(7696005)(356005)(70586007)(70206006)(6636002)(30864003)(316002)(2906002)(4326008)(4001150100001)(8676002)(5660300002)(44832011)(41300700001)(8936002)(86362001)(82740400003)(110136005)(478600001)(36900700001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM8PR08MB5779 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT036.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: ec20f22d-4d1d-4633-5611-08db515acc74 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: KV7TA8RYTsp6KjjksBi6UOY/lS3G2L0l/QdnJACt5UVLRzzi184ePpVOhE+A5ZJl/WEqrSs7pPlVPU9mfNEA/3NvC+Q/CeIteMXPB2K7wSVaaBBJLhP575it/VMr9al0BLWat3W0gxuAeichgX9ecec8j1fxoqBW8fQZxLsIvUjNJaxTqHGEdYqacWq5Sw9qhkrAVt7LJrHe7gxDHccIyfntYwAObPquGvSr/z6udmaPcHzALROj2GwG7kQ9RR8jH4NkG+MH6CkcrhSYyYjJvjBwy71H6DYycotfbL83n4qKKO7ocH0GEpnbeerPf66zHmq24o1Sb8uaUvWwKl3wQN37Nckn1FQ4bHp1oAcNNVEkxSLUUOzh+81S4Cs9myvnOp5DGqQH8aNIcZTo6ey+rwHkFjtYfFsNCGeB1kD0omurydxC5Af//KVNlhh+3mWRcUCDD/DyoNwFJ2yHj61M/TV7XzgFCu2Iqoq3SWuBpFFfcjrEpz2sUGDjldDv2zNlhueeeRI1fkkXSp+Zkl4DZW9dJuXOEq9jyvuYc89m/Nc/zGWApr0OGG98Yk19wlW+2xN2QX5H7xf09UXVKdcmiv5/CsV2MVXTw+WTkU3AmCWe/UjIetHwyuh0HqUIPElg1Od/FFODDx3KMWbpzf3wZ/DuV5DsM+bMnM5ZkQWqDOivAePwpnNvuWD1GMRsLO60ieXvscHboLQKm4aKEiaQL2604x9TFKgRPRMM70kYAkrjdGYMIi7BNeyQe0oCye9i X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230028)(4636009)(346002)(39860400002)(396003)(376002)(136003)(451199021)(40470700004)(36840700001)(46966006)(82310400005)(81166007)(1076003)(26005)(186003)(2616005)(426003)(47076005)(83380400001)(336012)(36860700001)(40480700001)(36756003)(40460700003)(6666004)(7696005)(70586007)(70206006)(6636002)(30864003)(316002)(2906002)(4326008)(4001150100001)(8676002)(5660300002)(44832011)(41300700001)(8936002)(86362001)(82740400003)(110136005)(478600001); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 10 May 2023 13:31:13.5342 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: d2e4c5b8-3b94-48dd-0d4c-08db515ad336 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT036.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR08MB5332 X-Spam-Status: No, score=-12.6 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Christophe Lyon via Gcc-patches From: Christophe Lyon Reply-To: Christophe Lyon Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" Implement vaddvaq using the new MVE builtins framework. 2022-10-25 Christophe Lyon gcc/ * config/arm/arm-mve-builtins-base.cc (vaddvaq): New. * config/arm/arm-mve-builtins-base.def (vaddvaq): New. * config/arm/arm-mve-builtins-base.h (vaddvaq): New. * config/arm/arm_mve.h (vaddvaq): Remove. (vaddvaq_p): Remove. (vaddvaq_u8): Remove. (vaddvaq_s8): Remove. (vaddvaq_u16): Remove. (vaddvaq_s16): Remove. (vaddvaq_u32): Remove. (vaddvaq_s32): Remove. (vaddvaq_p_u8): Remove. (vaddvaq_p_s8): Remove. (vaddvaq_p_u16): Remove. (vaddvaq_p_s16): Remove. (vaddvaq_p_u32): Remove. (vaddvaq_p_s32): Remove. (__arm_vaddvaq_u8): Remove. (__arm_vaddvaq_s8): Remove. (__arm_vaddvaq_u16): Remove. (__arm_vaddvaq_s16): Remove. (__arm_vaddvaq_u32): Remove. (__arm_vaddvaq_s32): Remove. (__arm_vaddvaq_p_u8): Remove. (__arm_vaddvaq_p_s8): Remove. (__arm_vaddvaq_p_u16): Remove. (__arm_vaddvaq_p_s16): Remove. (__arm_vaddvaq_p_u32): Remove. (__arm_vaddvaq_p_s32): Remove. (__arm_vaddvaq): Remove. (__arm_vaddvaq_p): Remove. --- gcc/config/arm/arm-mve-builtins-base.cc | 1 + gcc/config/arm/arm-mve-builtins-base.def | 1 + gcc/config/arm/arm-mve-builtins-base.h | 1 + gcc/config/arm/arm_mve.h | 202 ----------------------- 4 files changed, 3 insertions(+), 202 deletions(-) diff --git a/gcc/config/arm/arm-mve-builtins-base.cc b/gcc/config/arm/arm-mve-builtins-base.cc index 7f90fc65ae2..e87069b0467 100644 --- a/gcc/config/arm/arm-mve-builtins-base.cc +++ b/gcc/config/arm/arm-mve-builtins-base.cc @@ -245,6 +245,7 @@ FUNCTION_WITHOUT_N (vabdq, VABDQ) FUNCTION (vabsq, unspec_based_mve_function_exact_insn, (ABS, ABS, ABS, -1, -1, -1, VABSQ_M_S, -1, VABSQ_M_F, -1, -1, -1)) FUNCTION_WITH_RTX_M_N (vaddq, PLUS, VADDQ) FUNCTION_PRED_P_S_U (vaddvq, VADDVQ) +FUNCTION_PRED_P_S_U (vaddvaq, VADDVAQ) FUNCTION_WITH_RTX_M (vandq, AND, VANDQ) FUNCTION_WITHOUT_N_NO_U_F (vclsq, VCLSQ) FUNCTION (vclzq, unspec_based_mve_function_exact_insn, (CLZ, CLZ, CLZ, -1, -1, -1, VCLZQ_M_S, VCLZQ_M_U, -1, -1, -1 ,-1)) diff --git a/gcc/config/arm/arm-mve-builtins-base.def b/gcc/config/arm/arm-mve-builtins-base.def index d32745f334a..413fe4a1ef0 100644 --- a/gcc/config/arm/arm-mve-builtins-base.def +++ b/gcc/config/arm/arm-mve-builtins-base.def @@ -21,6 +21,7 @@ DEF_MVE_FUNCTION (vabdq, binary, all_integer, mx_or_none) DEF_MVE_FUNCTION (vabsq, unary, all_signed, mx_or_none) DEF_MVE_FUNCTION (vaddq, binary_opt_n, all_integer, mx_or_none) +DEF_MVE_FUNCTION (vaddvaq, unary_int32_acc, all_integer, p_or_none) DEF_MVE_FUNCTION (vaddvq, unary_int32, all_integer, p_or_none) DEF_MVE_FUNCTION (vandq, binary, all_integer, mx_or_none) DEF_MVE_FUNCTION (vclsq, unary, all_signed, mx_or_none) diff --git a/gcc/config/arm/arm-mve-builtins-base.h b/gcc/config/arm/arm-mve-builtins-base.h index 9080542e7e3..5338b777444 100644 --- a/gcc/config/arm/arm-mve-builtins-base.h +++ b/gcc/config/arm/arm-mve-builtins-base.h @@ -26,6 +26,7 @@ namespace functions { extern const function_base *const vabdq; extern const function_base *const vabsq; extern const function_base *const vaddq; +extern const function_base *const vaddvaq; extern const function_base *const vaddvq; extern const function_base *const vandq; extern const function_base *const vclsq; diff --git a/gcc/config/arm/arm_mve.h b/gcc/config/arm/arm_mve.h index 11f1033deb9..74783570561 100644 --- a/gcc/config/arm/arm_mve.h +++ b/gcc/config/arm/arm_mve.h @@ -54,7 +54,6 @@ #define vcaddq_rot90(__a, __b) __arm_vcaddq_rot90(__a, __b) #define vcaddq_rot270(__a, __b) __arm_vcaddq_rot270(__a, __b) #define vbicq(__a, __b) __arm_vbicq(__a, __b) -#define vaddvaq(__a, __b) __arm_vaddvaq(__a, __b) #define vbrsrq(__a, __b) __arm_vbrsrq(__a, __b) #define vqshluq(__a, __imm) __arm_vqshluq(__a, __imm) #define vmlsdavxq(__a, __b) __arm_vmlsdavxq(__a, __b) @@ -89,7 +88,6 @@ #define vmlaq(__a, __b, __c) __arm_vmlaq(__a, __b, __c) #define vmladavq_p(__a, __b, __p) __arm_vmladavq_p(__a, __b, __p) #define vmladavaq(__a, __b, __c) __arm_vmladavaq(__a, __b, __c) -#define vaddvaq_p(__a, __b, __p) __arm_vaddvaq_p(__a, __b, __p) #define vsriq(__a, __b, __imm) __arm_vsriq(__a, __b, __imm) #define vsliq(__a, __b, __imm) __arm_vsliq(__a, __b, __imm) #define vmlsdavxq_p(__a, __b, __p) __arm_vmlsdavxq_p(__a, __b, __p) @@ -390,7 +388,6 @@ #define vcaddq_rot90_u8(__a, __b) __arm_vcaddq_rot90_u8(__a, __b) #define vcaddq_rot270_u8(__a, __b) __arm_vcaddq_rot270_u8(__a, __b) #define vbicq_u8(__a, __b) __arm_vbicq_u8(__a, __b) -#define vaddvaq_u8(__a, __b) __arm_vaddvaq_u8(__a, __b) #define vbrsrq_n_u8(__a, __b) __arm_vbrsrq_n_u8(__a, __b) #define vqshluq_n_s8(__a, __imm) __arm_vqshluq_n_s8(__a, __imm) #define vornq_s8(__a, __b) __arm_vornq_s8(__a, __b) @@ -406,7 +403,6 @@ #define vcaddq_rot270_s8(__a, __b) __arm_vcaddq_rot270_s8(__a, __b) #define vbrsrq_n_s8(__a, __b) __arm_vbrsrq_n_s8(__a, __b) #define vbicq_s8(__a, __b) __arm_vbicq_s8(__a, __b) -#define vaddvaq_s8(__a, __b) __arm_vaddvaq_s8(__a, __b) #define vornq_u16(__a, __b) __arm_vornq_u16(__a, __b) #define vmulltq_int_u16(__a, __b) __arm_vmulltq_int_u16(__a, __b) #define vmullbq_int_u16(__a, __b) __arm_vmullbq_int_u16(__a, __b) @@ -414,7 +410,6 @@ #define vcaddq_rot90_u16(__a, __b) __arm_vcaddq_rot90_u16(__a, __b) #define vcaddq_rot270_u16(__a, __b) __arm_vcaddq_rot270_u16(__a, __b) #define vbicq_u16(__a, __b) __arm_vbicq_u16(__a, __b) -#define vaddvaq_u16(__a, __b) __arm_vaddvaq_u16(__a, __b) #define vbrsrq_n_u16(__a, __b) __arm_vbrsrq_n_u16(__a, __b) #define vqshluq_n_s16(__a, __imm) __arm_vqshluq_n_s16(__a, __imm) #define vornq_s16(__a, __b) __arm_vornq_s16(__a, __b) @@ -430,7 +425,6 @@ #define vcaddq_rot270_s16(__a, __b) __arm_vcaddq_rot270_s16(__a, __b) #define vbrsrq_n_s16(__a, __b) __arm_vbrsrq_n_s16(__a, __b) #define vbicq_s16(__a, __b) __arm_vbicq_s16(__a, __b) -#define vaddvaq_s16(__a, __b) __arm_vaddvaq_s16(__a, __b) #define vornq_u32(__a, __b) __arm_vornq_u32(__a, __b) #define vmulltq_int_u32(__a, __b) __arm_vmulltq_int_u32(__a, __b) #define vmullbq_int_u32(__a, __b) __arm_vmullbq_int_u32(__a, __b) @@ -438,7 +432,6 @@ #define vcaddq_rot90_u32(__a, __b) __arm_vcaddq_rot90_u32(__a, __b) #define vcaddq_rot270_u32(__a, __b) __arm_vcaddq_rot270_u32(__a, __b) #define vbicq_u32(__a, __b) __arm_vbicq_u32(__a, __b) -#define vaddvaq_u32(__a, __b) __arm_vaddvaq_u32(__a, __b) #define vbrsrq_n_u32(__a, __b) __arm_vbrsrq_n_u32(__a, __b) #define vqshluq_n_s32(__a, __imm) __arm_vqshluq_n_s32(__a, __imm) #define vornq_s32(__a, __b) __arm_vornq_s32(__a, __b) @@ -454,7 +447,6 @@ #define vcaddq_rot270_s32(__a, __b) __arm_vcaddq_rot270_s32(__a, __b) #define vbrsrq_n_s32(__a, __b) __arm_vbrsrq_n_s32(__a, __b) #define vbicq_s32(__a, __b) __arm_vbicq_s32(__a, __b) -#define vaddvaq_s32(__a, __b) __arm_vaddvaq_s32(__a, __b) #define vmulltq_poly_p8(__a, __b) __arm_vmulltq_poly_p8(__a, __b) #define vmullbq_poly_p8(__a, __b) __arm_vmullbq_poly_p8(__a, __b) #define vmlaldavq_u16(__a, __b) __arm_vmlaldavq_u16(__a, __b) @@ -543,7 +535,6 @@ #define vmlaq_n_u8(__a, __b, __c) __arm_vmlaq_n_u8(__a, __b, __c) #define vmladavq_p_u8(__a, __b, __p) __arm_vmladavq_p_u8(__a, __b, __p) #define vmladavaq_u8(__a, __b, __c) __arm_vmladavaq_u8(__a, __b, __c) -#define vaddvaq_p_u8(__a, __b, __p) __arm_vaddvaq_p_u8(__a, __b, __p) #define vsriq_n_u8(__a, __b, __imm) __arm_vsriq_n_u8(__a, __b, __imm) #define vsliq_n_u8(__a, __b, __imm) __arm_vsliq_n_u8(__a, __b, __imm) #define vmvnq_m_s8(__inactive, __a, __p) __arm_vmvnq_m_s8(__inactive, __a, __p) @@ -551,7 +542,6 @@ #define vmlsdavq_p_s8(__a, __b, __p) __arm_vmlsdavq_p_s8(__a, __b, __p) #define vmladavxq_p_s8(__a, __b, __p) __arm_vmladavxq_p_s8(__a, __b, __p) #define vmladavq_p_s8(__a, __b, __p) __arm_vmladavq_p_s8(__a, __b, __p) -#define vaddvaq_p_s8(__a, __b, __p) __arm_vaddvaq_p_s8(__a, __b, __p) #define vqrdmlsdhxq_s8(__inactive, __a, __b) __arm_vqrdmlsdhxq_s8(__inactive, __a, __b) #define vqrdmlsdhq_s8(__inactive, __a, __b) __arm_vqrdmlsdhq_s8(__inactive, __a, __b) #define vqrdmlashq_n_s8(__a, __b, __c) __arm_vqrdmlashq_n_s8(__a, __b, __c) @@ -579,7 +569,6 @@ #define vmlaq_n_u16(__a, __b, __c) __arm_vmlaq_n_u16(__a, __b, __c) #define vmladavq_p_u16(__a, __b, __p) __arm_vmladavq_p_u16(__a, __b, __p) #define vmladavaq_u16(__a, __b, __c) __arm_vmladavaq_u16(__a, __b, __c) -#define vaddvaq_p_u16(__a, __b, __p) __arm_vaddvaq_p_u16(__a, __b, __p) #define vsriq_n_u16(__a, __b, __imm) __arm_vsriq_n_u16(__a, __b, __imm) #define vsliq_n_u16(__a, __b, __imm) __arm_vsliq_n_u16(__a, __b, __imm) #define vmvnq_m_s16(__inactive, __a, __p) __arm_vmvnq_m_s16(__inactive, __a, __p) @@ -587,7 +576,6 @@ #define vmlsdavq_p_s16(__a, __b, __p) __arm_vmlsdavq_p_s16(__a, __b, __p) #define vmladavxq_p_s16(__a, __b, __p) __arm_vmladavxq_p_s16(__a, __b, __p) #define vmladavq_p_s16(__a, __b, __p) __arm_vmladavq_p_s16(__a, __b, __p) -#define vaddvaq_p_s16(__a, __b, __p) __arm_vaddvaq_p_s16(__a, __b, __p) #define vqrdmlsdhxq_s16(__inactive, __a, __b) __arm_vqrdmlsdhxq_s16(__inactive, __a, __b) #define vqrdmlsdhq_s16(__inactive, __a, __b) __arm_vqrdmlsdhq_s16(__inactive, __a, __b) #define vqrdmlashq_n_s16(__a, __b, __c) __arm_vqrdmlashq_n_s16(__a, __b, __c) @@ -615,7 +603,6 @@ #define vmlaq_n_u32(__a, __b, __c) __arm_vmlaq_n_u32(__a, __b, __c) #define vmladavq_p_u32(__a, __b, __p) __arm_vmladavq_p_u32(__a, __b, __p) #define vmladavaq_u32(__a, __b, __c) __arm_vmladavaq_u32(__a, __b, __c) -#define vaddvaq_p_u32(__a, __b, __p) __arm_vaddvaq_p_u32(__a, __b, __p) #define vsriq_n_u32(__a, __b, __imm) __arm_vsriq_n_u32(__a, __b, __imm) #define vsliq_n_u32(__a, __b, __imm) __arm_vsliq_n_u32(__a, __b, __imm) #define vmvnq_m_s32(__inactive, __a, __p) __arm_vmvnq_m_s32(__inactive, __a, __p) @@ -623,7 +610,6 @@ #define vmlsdavq_p_s32(__a, __b, __p) __arm_vmlsdavq_p_s32(__a, __b, __p) #define vmladavxq_p_s32(__a, __b, __p) __arm_vmladavxq_p_s32(__a, __b, __p) #define vmladavq_p_s32(__a, __b, __p) __arm_vmladavq_p_s32(__a, __b, __p) -#define vaddvaq_p_s32(__a, __b, __p) __arm_vaddvaq_p_s32(__a, __b, __p) #define vqrdmlsdhxq_s32(__inactive, __a, __b) __arm_vqrdmlsdhxq_s32(__inactive, __a, __b) #define vqrdmlsdhq_s32(__inactive, __a, __b) __arm_vqrdmlsdhq_s32(__inactive, __a, __b) #define vqrdmlashq_n_s32(__a, __b, __c) __arm_vqrdmlashq_n_s32(__a, __b, __c) @@ -1753,13 +1739,6 @@ __arm_vbicq_u8 (uint8x16_t __a, uint8x16_t __b) return __builtin_mve_vbicq_uv16qi (__a, __b); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_u8 (uint32_t __a, uint8x16_t __b) -{ - return __builtin_mve_vaddvaq_uv16qi (__a, __b); -} - __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vbrsrq_n_u8 (uint8x16_t __a, int32_t __b) @@ -1865,13 +1844,6 @@ __arm_vbicq_s8 (int8x16_t __a, int8x16_t __b) return __builtin_mve_vbicq_sv16qi (__a, __b); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_s8 (int32_t __a, int8x16_t __b) -{ - return __builtin_mve_vaddvaq_sv16qi (__a, __b); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vornq_u16 (uint16x8_t __a, uint16x8_t __b) @@ -1923,13 +1895,6 @@ __arm_vbicq_u16 (uint16x8_t __a, uint16x8_t __b) return __builtin_mve_vbicq_uv8hi (__a, __b); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_u16 (uint32_t __a, uint16x8_t __b) -{ - return __builtin_mve_vaddvaq_uv8hi (__a, __b); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vbrsrq_n_u16 (uint16x8_t __a, int32_t __b) @@ -2035,13 +2000,6 @@ __arm_vbicq_s16 (int16x8_t __a, int16x8_t __b) return __builtin_mve_vbicq_sv8hi (__a, __b); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_s16 (int32_t __a, int16x8_t __b) -{ - return __builtin_mve_vaddvaq_sv8hi (__a, __b); -} - __extension__ extern __inline uint32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vornq_u32 (uint32x4_t __a, uint32x4_t __b) @@ -2093,13 +2051,6 @@ __arm_vbicq_u32 (uint32x4_t __a, uint32x4_t __b) return __builtin_mve_vbicq_uv4si (__a, __b); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_u32 (uint32_t __a, uint32x4_t __b) -{ - return __builtin_mve_vaddvaq_uv4si (__a, __b); -} - __extension__ extern __inline uint32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vbrsrq_n_u32 (uint32x4_t __a, int32_t __b) @@ -2205,13 +2156,6 @@ __arm_vbicq_s32 (int32x4_t __a, int32x4_t __b) return __builtin_mve_vbicq_sv4si (__a, __b); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_s32 (int32_t __a, int32x4_t __b) -{ - return __builtin_mve_vaddvaq_sv4si (__a, __b); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vmulltq_poly_p8 (uint8x16_t __a, uint8x16_t __b) @@ -2658,13 +2602,6 @@ __arm_vmladavaq_u8 (uint32_t __a, uint8x16_t __b, uint8x16_t __c) return __builtin_mve_vmladavaq_uv16qi (__a, __b, __c); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p_u8 (uint32_t __a, uint8x16_t __b, mve_pred16_t __p) -{ - return __builtin_mve_vaddvaq_p_uv16qi (__a, __b, __p); -} - __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vsriq_n_u8 (uint8x16_t __a, uint8x16_t __b, const int __imm) @@ -2714,13 +2651,6 @@ __arm_vmladavq_p_s8 (int8x16_t __a, int8x16_t __b, mve_pred16_t __p) return __builtin_mve_vmladavq_p_sv16qi (__a, __b, __p); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p_s8 (int32_t __a, int8x16_t __b, mve_pred16_t __p) -{ - return __builtin_mve_vaddvaq_p_sv16qi (__a, __b, __p); -} - __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vqrdmlsdhxq_s8 (int8x16_t __inactive, int8x16_t __a, int8x16_t __b) @@ -2910,13 +2840,6 @@ __arm_vmladavaq_u16 (uint32_t __a, uint16x8_t __b, uint16x8_t __c) return __builtin_mve_vmladavaq_uv8hi (__a, __b, __c); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p_u16 (uint32_t __a, uint16x8_t __b, mve_pred16_t __p) -{ - return __builtin_mve_vaddvaq_p_uv8hi (__a, __b, __p); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vsriq_n_u16 (uint16x8_t __a, uint16x8_t __b, const int __imm) @@ -2966,13 +2889,6 @@ __arm_vmladavq_p_s16 (int16x8_t __a, int16x8_t __b, mve_pred16_t __p) return __builtin_mve_vmladavq_p_sv8hi (__a, __b, __p); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p_s16 (int32_t __a, int16x8_t __b, mve_pred16_t __p) -{ - return __builtin_mve_vaddvaq_p_sv8hi (__a, __b, __p); -} - __extension__ extern __inline int16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vqrdmlsdhxq_s16 (int16x8_t __inactive, int16x8_t __a, int16x8_t __b) @@ -3162,13 +3078,6 @@ __arm_vmladavaq_u32 (uint32_t __a, uint32x4_t __b, uint32x4_t __c) return __builtin_mve_vmladavaq_uv4si (__a, __b, __c); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p_u32 (uint32_t __a, uint32x4_t __b, mve_pred16_t __p) -{ - return __builtin_mve_vaddvaq_p_uv4si (__a, __b, __p); -} - __extension__ extern __inline uint32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vsriq_n_u32 (uint32x4_t __a, uint32x4_t __b, const int __imm) @@ -3218,13 +3127,6 @@ __arm_vmladavq_p_s32 (int32x4_t __a, int32x4_t __b, mve_pred16_t __p) return __builtin_mve_vmladavq_p_sv4si (__a, __b, __p); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p_s32 (int32_t __a, int32x4_t __b, mve_pred16_t __p) -{ - return __builtin_mve_vaddvaq_p_sv4si (__a, __b, __p); -} - __extension__ extern __inline int32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vqrdmlsdhxq_s32 (int32x4_t __inactive, int32x4_t __a, int32x4_t __b) @@ -9859,13 +9761,6 @@ __arm_vbicq (uint8x16_t __a, uint8x16_t __b) return __arm_vbicq_u8 (__a, __b); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq (uint32_t __a, uint8x16_t __b) -{ - return __arm_vaddvaq_u8 (__a, __b); -} - __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vbrsrq (uint8x16_t __a, int32_t __b) @@ -9971,13 +9866,6 @@ __arm_vbicq (int8x16_t __a, int8x16_t __b) return __arm_vbicq_s8 (__a, __b); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq (int32_t __a, int8x16_t __b) -{ - return __arm_vaddvaq_s8 (__a, __b); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vornq (uint16x8_t __a, uint16x8_t __b) @@ -10027,13 +9915,6 @@ __arm_vbicq (uint16x8_t __a, uint16x8_t __b) return __arm_vbicq_u16 (__a, __b); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq (uint32_t __a, uint16x8_t __b) -{ - return __arm_vaddvaq_u16 (__a, __b); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vbrsrq (uint16x8_t __a, int32_t __b) @@ -10139,13 +10020,6 @@ __arm_vbicq (int16x8_t __a, int16x8_t __b) return __arm_vbicq_s16 (__a, __b); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq (int32_t __a, int16x8_t __b) -{ - return __arm_vaddvaq_s16 (__a, __b); -} - __extension__ extern __inline uint32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vornq (uint32x4_t __a, uint32x4_t __b) @@ -10195,13 +10069,6 @@ __arm_vbicq (uint32x4_t __a, uint32x4_t __b) return __arm_vbicq_u32 (__a, __b); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq (uint32_t __a, uint32x4_t __b) -{ - return __arm_vaddvaq_u32 (__a, __b); -} - __extension__ extern __inline uint32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vbrsrq (uint32x4_t __a, int32_t __b) @@ -10307,13 +10174,6 @@ __arm_vbicq (int32x4_t __a, int32x4_t __b) return __arm_vbicq_s32 (__a, __b); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq (int32_t __a, int32x4_t __b) -{ - return __arm_vaddvaq_s32 (__a, __b); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vmulltq_poly (uint8x16_t __a, uint8x16_t __b) @@ -10720,13 +10580,6 @@ __arm_vmladavaq (uint32_t __a, uint8x16_t __b, uint8x16_t __c) return __arm_vmladavaq_u8 (__a, __b, __c); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p (uint32_t __a, uint8x16_t __b, mve_pred16_t __p) -{ - return __arm_vaddvaq_p_u8 (__a, __b, __p); -} - __extension__ extern __inline uint8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vsriq (uint8x16_t __a, uint8x16_t __b, const int __imm) @@ -10776,13 +10629,6 @@ __arm_vmladavq_p (int8x16_t __a, int8x16_t __b, mve_pred16_t __p) return __arm_vmladavq_p_s8 (__a, __b, __p); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p (int32_t __a, int8x16_t __b, mve_pred16_t __p) -{ - return __arm_vaddvaq_p_s8 (__a, __b, __p); -} - __extension__ extern __inline int8x16_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vqrdmlsdhxq (int8x16_t __inactive, int8x16_t __a, int8x16_t __b) @@ -10972,13 +10818,6 @@ __arm_vmladavaq (uint32_t __a, uint16x8_t __b, uint16x8_t __c) return __arm_vmladavaq_u16 (__a, __b, __c); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p (uint32_t __a, uint16x8_t __b, mve_pred16_t __p) -{ - return __arm_vaddvaq_p_u16 (__a, __b, __p); -} - __extension__ extern __inline uint16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vsriq (uint16x8_t __a, uint16x8_t __b, const int __imm) @@ -11028,13 +10867,6 @@ __arm_vmladavq_p (int16x8_t __a, int16x8_t __b, mve_pred16_t __p) return __arm_vmladavq_p_s16 (__a, __b, __p); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p (int32_t __a, int16x8_t __b, mve_pred16_t __p) -{ - return __arm_vaddvaq_p_s16 (__a, __b, __p); -} - __extension__ extern __inline int16x8_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vqrdmlsdhxq (int16x8_t __inactive, int16x8_t __a, int16x8_t __b) @@ -11224,13 +11056,6 @@ __arm_vmladavaq (uint32_t __a, uint32x4_t __b, uint32x4_t __c) return __arm_vmladavaq_u32 (__a, __b, __c); } -__extension__ extern __inline uint32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p (uint32_t __a, uint32x4_t __b, mve_pred16_t __p) -{ - return __arm_vaddvaq_p_u32 (__a, __b, __p); -} - __extension__ extern __inline uint32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vsriq (uint32x4_t __a, uint32x4_t __b, const int __imm) @@ -11280,13 +11105,6 @@ __arm_vmladavq_p (int32x4_t __a, int32x4_t __b, mve_pred16_t __p) return __arm_vmladavq_p_s32 (__a, __b, __p); } -__extension__ extern __inline int32_t -__attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) -__arm_vaddvaq_p (int32_t __a, int32x4_t __b, mve_pred16_t __p) -{ - return __arm_vaddvaq_p_s32 (__a, __b, __p); -} - __extension__ extern __inline int32x4_t __attribute__ ((__always_inline__, __gnu_inline__, __artificial__)) __arm_vqrdmlsdhxq (int32x4_t __inactive, int32x4_t __a, int32x4_t __b) @@ -19404,26 +19222,6 @@ extern void *__ARM_undef; int (*)[__ARM_mve_type_int32x4_t]: __arm_vaddlvq_p_s32 (__ARM_mve_coerce(__p0, int32x4_t), p1), \ int (*)[__ARM_mve_type_uint32x4_t]: __arm_vaddlvq_p_u32 (__ARM_mve_coerce(__p0, uint32x4_t), p1));}) -#define __arm_vaddvaq(p0,p1) ({ __typeof(p0) __p0 = (p0); \ - __typeof(p1) __p1 = (p1); \ - _Generic( (int (*)[__ARM_mve_typeid(__p0)][__ARM_mve_typeid(__p1)])0, \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_int8x16_t]: __arm_vaddvaq_s8 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, int8x16_t)), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_int16x8_t]: __arm_vaddvaq_s16 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, int16x8_t)), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_int32x4_t]: __arm_vaddvaq_s32 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, int32x4_t)), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_uint8x16_t]: __arm_vaddvaq_u8 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, uint8x16_t)), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_uint16x8_t]: __arm_vaddvaq_u16 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, uint16x8_t)), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_uint32x4_t]: __arm_vaddvaq_u32 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, uint32x4_t)));}) - -#define __arm_vaddvaq_p(p0,p1,p2) ({ __typeof(p0) __p0 = (p0); \ - __typeof(p1) __p1 = (p1); \ - _Generic( (int (*)[__ARM_mve_typeid(__p0)][__ARM_mve_typeid(__p1)])0, \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_int8x16_t]: __arm_vaddvaq_p_s8 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, int8x16_t), p2), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_int16x8_t]: __arm_vaddvaq_p_s16 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, int16x8_t), p2), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_int32x4_t]: __arm_vaddvaq_p_s32 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, int32x4_t), p2), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_uint8x16_t]: __arm_vaddvaq_p_u8 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, uint8x16_t), p2), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_uint16x8_t]: __arm_vaddvaq_p_u16 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, uint16x8_t), p2), \ - int (*)[__ARM_mve_type_int_n][__ARM_mve_type_uint32x4_t]: __arm_vaddvaq_p_u32 (__ARM_mve_coerce3(p0, int), __ARM_mve_coerce(__p1, uint32x4_t), p2));}) - #define __arm_vmladavaq(p0,p1,p2) ({ __typeof(p0) __p0 = (p0); \ __typeof(p1) __p1 = (p1); \ __typeof(p2) __p2 = (p2); \