From patchwork Mon Feb 6 05:20:30 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: =?utf-8?b?6ZKf5bGF5ZOy?= X-Patchwork-Id: 64339 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id C36433857B93 for ; Mon, 6 Feb 2023 05:20:57 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from smtpbg156.qq.com (smtpbg156.qq.com [15.184.82.18]) by sourceware.org (Postfix) with ESMTPS id 304883858D1E for ; Mon, 6 Feb 2023 05:20:37 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 304883858D1E Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=rivai.ai Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=rivai.ai X-QQ-mid: bizesmtp70t1675660831tuol50yv Received: from server1.localdomain ( [58.60.1.22]) by bizesmtp.qq.com (ESMTP) with id ; Mon, 06 Feb 2023 13:20:30 +0800 (CST) X-QQ-SSF: 01400000000000E0L000000A0000000 X-QQ-FEAT: q+yjhizk/eJ2X4jLNVCqV/Q6874CFz5i6r2g7Wg+Q5iaWRyVwZ9Unu8ihOFZT BI7BCz74h9wwmAAL0GzCVs+SN1hxqkOA9o5wZwDBE9JZ+oAxUVv1pZ+9K2eD/7eGdVhlBdy SlhDTBJZArvBcXrBRaiywyp0fc6bqWnJBVK3md4qKbWtgUmAU+FYCDPy5iJoJv1RBMDGxWw 8++uDNotLfHnSnQRppcthn6qXtYo2UUnj2NEVZ3S3N9pnM2CvMHlh/RLvuhecwfBv102XEO 6Lx2DScmaYiwcnPYbFxIj/vl3BqzbHN/Xux4O0LWCT06sa+7DdP9AxlpGy6Nwv3JFJyrCkl a/+aMWO05yzVkSuYl1Q9tSaErCnWX61AwBkBX40GIJ6Vm37NNJDbRTuXTK+B/nCehk0jRHa X-QQ-GoodBg: 2 From: juzhe.zhong@rivai.ai To: gcc-patches@gcc.gnu.org Cc: kito.cheng@gmail.com, Ju-Zhe Zhong Subject: [PATCH] RISC-V: Add vzext.vf8 C++ API tests Date: Mon, 6 Feb 2023 13:20:30 +0800 Message-Id: <20230206052030.229222-1-juzhe.zhong@rivai.ai> X-Mailer: git-send-email 2.36.1 MIME-Version: 1.0 X-QQ-SENDSIZE: 520 Feedback-ID: bizesmtp:rivai.ai:qybglogicsvr:qybglogicsvr7 X-Spam-Status: No, score=-10.9 required=5.0 tests=BAYES_00, GIT_PATCH_0, KAM_DMARC_STATUS, RCVD_IN_BARRACUDACENTRAL, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" From: Ju-Zhe Zhong gcc/testsuite/ChangeLog: * g++.target/riscv/rvv/base/vzext_vf8-1.C: New test. * g++.target/riscv/rvv/base/vzext_vf8-2.C: New test. * g++.target/riscv/rvv/base/vzext_vf8-3.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_mu-1.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_mu-2.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_mu-3.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tu-1.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tu-2.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tu-3.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tum-1.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tum-2.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tum-3.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C: New test. * g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C: New test. --- .../g++.target/riscv/rvv/base/vzext_vf8-1.C | 62 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf8-2.C | 62 +++++++++++++++++++ .../g++.target/riscv/rvv/base/vzext_vf8-3.C | 62 +++++++++++++++++++ .../riscv/rvv/base/vzext_vf8_mu-1.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_mu-2.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_mu-3.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tu-1.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tu-2.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tu-3.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tum-1.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tum-2.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tum-3.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tumu-1.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tumu-2.C | 34 ++++++++++ .../riscv/rvv/base/vzext_vf8_tumu-3.C | 34 ++++++++++ 15 files changed, 594 insertions(+) create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-3.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C create mode 100644 gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-1.C new file mode 100644 index 00000000000..caf23bc78d9 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-1.C @@ -0,0 +1,62 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8(vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf8(vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf8(vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf8(vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,vl); +} + + +vuint64m1_t test___riscv_vzext_vf8(vbool64_t mask,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf8(vbool32_t mask,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf8(vbool16_t mask,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf8(vbool8_t mask,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-2.C new file mode 100644 index 00000000000..b021b28e02b --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-2.C @@ -0,0 +1,62 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8(vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf8(vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf8(vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf8(vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,31); +} + + +vuint64m1_t test___riscv_vzext_vf8(vbool64_t mask,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf8(vbool32_t mask,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf8(vbool16_t mask,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf8(vbool8_t mask,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-3.C new file mode 100644 index 00000000000..8904ac4ed9d --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8-3.C @@ -0,0 +1,62 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8(vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf8(vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf8(vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf8(vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8(op1,32); +} + + +vuint64m1_t test___riscv_vzext_vf8(vbool64_t mask,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf8(vbool32_t mask,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf8(vbool16_t mask,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf8(vbool8_t mask,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8(mask,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-1.C new file mode 100644 index 00000000000..5d96491e143 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-1.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_mu(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf8_mu(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf8_mu(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf8_mu(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-2.C new file mode 100644 index 00000000000..c4d24b85ab3 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-2.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_mu(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf8_mu(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf8_mu(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf8_mu(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-3.C new file mode 100644 index 00000000000..74bd3ca29f1 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_mu-3.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_mu(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf8_mu(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf8_mu(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf8_mu(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_mu(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*t[au],\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-1.C new file mode 100644 index 00000000000..f782835241b --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-1.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tu(vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf8_tu(vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf8_tu(vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf8_tu(vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-2.C new file mode 100644 index 00000000000..9ca40128b4f --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-2.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tu(vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf8_tu(vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf8_tu(vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf8_tu(vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-3.C new file mode 100644 index 00000000000..5b8c5e448be --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tu-3.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tu(vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf8_tu(vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf8_tu(vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf8_tu(vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tu(merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-1.C new file mode 100644 index 00000000000..b7538f15a49 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-1.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tum(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf8_tum(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf8_tum(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf8_tum(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-2.C new file mode 100644 index 00000000000..10869ac0005 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-2.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tum(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf8_tum(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf8_tum(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf8_tum(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-3.C new file mode 100644 index 00000000000..e67a477d900 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tum-3.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tum(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf8_tum(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf8_tum(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf8_tum(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tum(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*m[au]\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C new file mode 100644 index 00000000000..78d14a465e6 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-1.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tumu(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,vl); +} + + +vuint64m2_t test___riscv_vzext_vf8_tumu(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,vl); +} + + +vuint64m4_t test___riscv_vzext_vf8_tumu(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,vl); +} + + +vuint64m8_t test___riscv_vzext_vf8_tumu(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,vl); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C new file mode 100644 index 00000000000..900920f9f0b --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-2.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tumu(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,31); +} + + +vuint64m2_t test___riscv_vzext_vf8_tumu(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,31); +} + + +vuint64m4_t test___riscv_vzext_vf8_tumu(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,31); +} + + +vuint64m8_t test___riscv_vzext_vf8_tumu(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,31); +} + + + +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m1,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m2,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m4,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetivli\s+zero,\s*31,\s*e64,\s*m8,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ diff --git a/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C new file mode 100644 index 00000000000..f8efb69dff0 --- /dev/null +++ b/gcc/testsuite/g++.target/riscv/rvv/base/vzext_vf8_tumu-3.C @@ -0,0 +1,34 @@ +/* { dg-do compile } */ +/* { dg-options "-march=rv64gcv -mabi=lp64d -O3 -fno-schedule-insns -fno-schedule-insns2" } */ + +#include "riscv_vector.h" + +vuint64m1_t test___riscv_vzext_vf8_tumu(vbool64_t mask,vuint64m1_t merge,vuint8mf8_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,32); +} + + +vuint64m2_t test___riscv_vzext_vf8_tumu(vbool32_t mask,vuint64m2_t merge,vuint8mf4_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,32); +} + + +vuint64m4_t test___riscv_vzext_vf8_tumu(vbool16_t mask,vuint64m4_t merge,vuint8mf2_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,32); +} + + +vuint64m8_t test___riscv_vzext_vf8_tumu(vbool8_t mask,vuint64m8_t merge,vuint8m1_t op1,size_t vl) +{ + return __riscv_vzext_vf8_tumu(mask,merge,op1,32); +} + + + +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m1,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m2,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m4,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */ +/* { dg-final { scan-assembler-times {vsetvli\s+zero,\s*[a-x0-9]+,\s*e64,\s*m8,\s*tu,\s*mu\s+vzext\.vf8\s+v[0-9]+,\s*v[0-9]+,\s*v0.t\s+} 1 } } */