From patchwork Fri Jan 20 16:39:35 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrea Corallo X-Patchwork-Id: 63477 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id A8FC038845F9 for ; Fri, 20 Jan 2023 16:45:35 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org A8FC038845F9 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1674233135; bh=xFMyj5LxvPzvmxYGeLGEQM5H8fhub6huuhK3jK8Qx8A=; h=To:CC:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=IwnkxLURAiSOONrZQIpHPb4WO4ntPMvfrhyoEtwB/l0QvAuLYIatVPebHALlfdEPr qSoybYYKH1vSLiCLvMVuNqP3YcO9adyonRrZqE1TkkYuMZI351IYtiKbcZXQj9cZ/n JfsRFz5yupt7wYVkC8NvPN8Xo/bSrFC3bRdhWErE= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2079.outbound.protection.outlook.com [40.107.247.79]) by sourceware.org (Postfix) with ESMTPS id 0A3D83858416 for ; Fri, 20 Jan 2023 16:40:56 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 0A3D83858416 Received: from DB9PR02CA0010.eurprd02.prod.outlook.com (2603:10a6:10:1d9::15) by AS2PR08MB8902.eurprd08.prod.outlook.com (2603:10a6:20b:5f6::16) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.27; Fri, 20 Jan 2023 16:40:49 +0000 Received: from DBAEUR03FT062.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:1d9:cafe::41) by DB9PR02CA0010.outlook.office365.com (2603:10a6:10:1d9::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.27 via Frontend Transport; Fri, 20 Jan 2023 16:40:49 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT062.mail.protection.outlook.com (100.127.142.64) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.24 via Frontend Transport; Fri, 20 Jan 2023 16:40:49 +0000 Received: ("Tessian outbound 3ad958cd7492:v132"); Fri, 20 Jan 2023 16:40:49 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 4ac6d09347e16ad0 X-CR-MTA-TID: 64aa7808 Received: from 89e3b913fe55.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id D4D4797B-9CD8-421C-AD0B-56761E7ED406.1; Fri, 20 Jan 2023 16:40:42 +0000 Received: from EUR04-DB3-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 89e3b913fe55.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Fri, 20 Jan 2023 16:40:42 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=SdfZ1OKge5G2SOU0ZujqlzEpOevHSAZmsIp+myhZBBPrNrP/QfeddX1wJe4odjLH3su7liC/egE+DI9j2edu//adr1Y7VoeEZLV8KgziC3cWTZ1gNSnuWS9/M7A1O2h93rOhtVbEyRwAVVXBxrb+iCK79DPNKXgwLSGCLaSfmVR5QLh8wKTqxBvxSXqUDq3JCJdTEtDgNitPUwccp5gkTheTi4j8SwTURFNKGOe2BOGtMK+Uglxks41i8Q/PM60PdRUz6jmFoFJ7yGV6mnfGo7+PgUEBiXDzixe77ZlmSfHJzZd6kjk4Kqkw+5XGyt23VzxFQAanxMz2BXYw4D2KqA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=xFMyj5LxvPzvmxYGeLGEQM5H8fhub6huuhK3jK8Qx8A=; b=OiNpOQSfmEQemVdzd6WsWQiWJo/bvfNbLUl2l+VLP/OBm8VMbMk05aaN/41TXINBj/fw5JVmecAmYE6uFGi2rNoouSD8/5TWWjpJaz9QTDswAaUh4u0zOtkhqpFWiwj4EffincfEt6RTa3uVrwm1idSFs67jkFGo3jm74d7/gvjS44IoplL82fbScuHvfmO/yW6JMmEJQLxnitFKxFIKHnLGXtZmxiHD8lt1wJ9IiuiF7B550QzWZ4X4yFCsWS3OCd2iX+2mZcnWZHPSoZqHRIxXkBkXkSR3+/62uvkxXxSL/N0WXzJwuEdJyOzSZFcGGlAbIPkw9eYv+sWlatXWbw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none Received: from AM6P193CA0078.EURP193.PROD.OUTLOOK.COM (2603:10a6:209:88::19) by DB4PR08MB8104.eurprd08.prod.outlook.com (2603:10a6:10:384::18) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.25; Fri, 20 Jan 2023 16:40:40 +0000 Received: from AM7EUR03FT030.eop-EUR03.prod.protection.outlook.com (2603:10a6:209:88:cafe::e) by AM6P193CA0078.outlook.office365.com (2603:10a6:209:88::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6002.27 via Frontend Transport; Fri, 20 Jan 2023 16:40:40 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AM7EUR03FT030.mail.protection.outlook.com (100.127.140.180) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.6023.16 via Frontend Transport; Fri, 20 Jan 2023 16:40:40 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Fri, 20 Jan 2023 16:40:24 +0000 Received: from e124257.nice.arm.com (10.34.105.24) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Fri, 20 Jan 2023 16:40:24 +0000 To: CC: , , Andrea Corallo Subject: [PATCH 10/23] arm: improve tests and fix vqabsq* Date: Fri, 20 Jan 2023 17:39:35 +0100 Message-ID: <20230120163948.752531-11-andrea.corallo@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230120163948.752531-1-andrea.corallo@arm.com> References: <20230120163948.752531-1-andrea.corallo@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AM7EUR03FT030:EE_|DB4PR08MB8104:EE_|DBAEUR03FT062:EE_|AS2PR08MB8902:EE_ X-MS-Office365-Filtering-Correlation-Id: a0510398-eb50-41a3-c84c-08dafb051638 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: EVpHpATm4Yl8gmWbnGLc3n6Kf9DYWDzXnmGgDyHSc+KQ3mCeQx+aQL93dsFM9Qw2jqkVn6mJ8krUBu5NV2oyrgLyu1v1nfGo86RG41OwSMDVTyuPoQGZCS0NXQ1OncUJcSfteH7g2ND1t6ui/exEhpxCEuEXar3mfGWN0vgInZyZhObLQsP3OvOPUNEcmuqAnPH3Puc3G6mmQBx45i5Li+mj6bVHVZYoZiMA4mS3IjWhxfEkQa+053g+kYXgRPQiIfFxNXl7/XSb9sKmZwIprnJpuOAhdJcNDOjmujLEWxLAkL+L0jVo36/CPmP6mEa3gaBMohVBwsufXLbAC1IipQoj2M5C8OtL9ARJ3vvnQfX1aNbYuccZDb8f8sCijaZ7RSgpK9PgKf3HFdIt+Lrlaj2T9gvfp8xySvdz6m8nvZinZ5ul51LAzkN4RSIcUOQderBS+Vtpp+RhhkEPmkiMs34FcFBpFcthE+OflhROkrSFP/T+AFI8Eu5lkZ636KfRB4ZGMBVDzNNOgX1EAmgCa1VvKuL3AoLtmCnm0QpAR1iXbAyOqoHmRqYAIGuX+IOH9F5ml4GcFlsOLE1EXg6aUniohsY4GIZ6PgQgl3E46++MleG/IAtvIWiiN8/frqN/2OlvG0qfFionjqzHo0giZFUMIPQRH7noPwO/6yi/uGqteEJacMb7doRK943x4v+FNoX++cnHP+wXCdH/O02oO/GdYY4JuR7muk4KvIYQAmgiZ+OSLXTsldk5ZZ5TCC8VlclfXJdi1pbq0Sy4FYGy9QSaoqL/UQ4i1Vcjp19FghfSmvILgqHuA0Y8/tQJ6VJR X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230022)(4636009)(376002)(346002)(136003)(39860400002)(396003)(451199015)(46966006)(36840700001)(40470700004)(2616005)(6666004)(8676002)(70206006)(478600001)(7696005)(26005)(186003)(4326008)(47076005)(36860700001)(8936002)(6916009)(426003)(44832011)(2906002)(5660300002)(41300700001)(83380400001)(84970400001)(70586007)(82740400003)(40480700001)(86362001)(82310400005)(356005)(81166007)(54906003)(1076003)(336012)(316002)(40460700003)(36756003)(36900700001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB4PR08MB8104 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT062.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 451c4eb4-f139-41a6-0273-08dafb0510bf X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 5MLmnyPPTdjY1UOy6GPxxxeNPqQNVKH7U3Bc1QulNw6oLjUllc7VP6GUzsDtEQnU7gc1NjP5snJwH8w+H7B5KV5AjL+YRovvX2aO0U+TZooY6Ofn++RjfLwoEGFV5+zEDJjOHmSXdlSePGLWUsCTlwJNPApOLlqYjQlJGEgh7uNdYlB/EInuK5MRtmbKix7RPzBNAyGUa6L4XIr6nqW0S8Sx7fu5soTyVq39399djadtWV0H7VJ2JbBSplyWA6siOIeC1yhPQtxfbsNLnWrxo5nAoZuyYSqrtT+zSQVNrT/r6cle+n2liv7GyDpTC+JmfAAASplPUI4eRRD9uMYcX4m3aIAhYwRaWCmVxVDAVY3X0URGLffrg9fRqmwtVYwkDkt0CR8X8On86642//5vM+9szetRa4YxGlwKcm+vDdXUtYjjbHkfAW/pGSNHVE88wKcsdFu0z295eRoi8C5zlWJyOqxF71fJ4s9o2pu4j7rRzzExUcjkHDFnRORGAAo29RTJ6PE+zsXkTg1qgkvrtbzZ7EUomoTJFffSA0LXnzC9dcoD/cDrddlfG+9WUDampA2oWt57UkbtfdWCUgUAKlzO5kR9emU7l34GLGUqmb1FQzRFNcoL/E6iZkMaHdieKdkad9tmXGKrLOMG+9RIRuKhRZ2XYeyI4uaBX1Jhw5pkq7e7q0aQubu9vns3fxYmYCnMBd4a8OkrPPgUkWdSmRbmGaCAVXMwIDmGk9HmMPMx7c3+a/6A5PIb2o+WTtA75SIOnhqrxqAm3jdDrCQLFg== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230022)(4636009)(396003)(136003)(376002)(346002)(39860400002)(451199015)(36840700001)(40470700004)(46966006)(84970400001)(82310400005)(36756003)(7696005)(36860700001)(478600001)(44832011)(2906002)(83380400001)(316002)(54906003)(40460700003)(82740400003)(41300700001)(40480700001)(47076005)(6666004)(336012)(2616005)(186003)(426003)(26005)(1076003)(81166007)(4326008)(86362001)(8936002)(5660300002)(8676002)(6916009)(70206006)(70586007); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Jan 2023 16:40:49.2574 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: a0510398-eb50-41a3-c84c-08dafb051638 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT062.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB8902 X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Andrea Corallo via Gcc-patches From: Andrea Corallo Reply-To: Andrea Corallo Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" gcc/ChangeLog: * config/arm/mve.md (mve_vqabsq_s): Fix spacing. gcc/testsuite/ChangeLog: * gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c: Improve test. * gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c: Likewise. * gcc.target/arm/mve/intrinsics/vqabsq_s16.c: Likewise. * gcc.target/arm/mve/intrinsics/vqabsq_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vqabsq_s8.c: Likewise. --- gcc/config/arm/mve.md | 2 +- .../arm/mve/intrinsics/vqabsq_m_s16.c | 33 +++++++++++++++++-- .../arm/mve/intrinsics/vqabsq_m_s32.c | 33 +++++++++++++++++-- .../arm/mve/intrinsics/vqabsq_m_s8.c | 33 +++++++++++++++++-- .../arm/mve/intrinsics/vqabsq_s16.c | 28 +++++++++++++--- .../arm/mve/intrinsics/vqabsq_s32.c | 28 +++++++++++++--- .../gcc.target/arm/mve/intrinsics/vqabsq_s8.c | 24 ++++++++++++-- 7 files changed, 161 insertions(+), 20 deletions(-) diff --git a/gcc/config/arm/mve.md b/gcc/config/arm/mve.md index 0a243486bdb..600adf7d69b 100644 --- a/gcc/config/arm/mve.md +++ b/gcc/config/arm/mve.md @@ -388,7 +388,7 @@ (define_insn "mve_vqabsq_s" VQABSQ_S)) ] "TARGET_HAVE_MVE" - "vqabs.s%# %q0, %q1" + "vqabs.s%#\t%q0, %q1" [(set_attr "type" "mve_move") ]) diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c index e74e04ac92f..7172ac5cddd 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s16.c @@ -1,22 +1,49 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +#ifdef __cplusplus +extern "C" { +#endif + +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqabst.s16 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int16x8_t foo (int16x8_t inactive, int16x8_t a, mve_pred16_t p) { return vqabsq_m_s16 (inactive, a, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqabst.s16" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqabst.s16 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int16x8_t foo1 (int16x8_t inactive, int16x8_t a, mve_pred16_t p) { return vqabsq_m (inactive, a, p); } -/* { dg-final { scan-assembler "vpst" } } */ +#ifdef __cplusplus +} +#endif + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c index f6ca8a6c3d6..297cb196f1a 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s32.c @@ -1,22 +1,49 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +#ifdef __cplusplus +extern "C" { +#endif + +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqabst.s32 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32x4_t foo (int32x4_t inactive, int32x4_t a, mve_pred16_t p) { return vqabsq_m_s32 (inactive, a, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqabst.s32" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqabst.s32 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32x4_t foo1 (int32x4_t inactive, int32x4_t a, mve_pred16_t p) { return vqabsq_m (inactive, a, p); } -/* { dg-final { scan-assembler "vpst" } } */ +#ifdef __cplusplus +} +#endif + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c index d89a5aa3fa5..83c69931239 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_m_s8.c @@ -1,22 +1,49 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +#ifdef __cplusplus +extern "C" { +#endif + +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqabst.s8 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int8x16_t foo (int8x16_t inactive, int8x16_t a, mve_pred16_t p) { return vqabsq_m_s8 (inactive, a, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqabst.s8" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqabst.s8 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int8x16_t foo1 (int8x16_t inactive, int8x16_t a, mve_pred16_t p) { return vqabsq_m (inactive, a, p); } -/* { dg-final { scan-assembler "vpst" } } */ +#ifdef __cplusplus +} +#endif + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c index e67c008cf6e..bf849fe9354 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s16.c @@ -1,21 +1,41 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ +/* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +#ifdef __cplusplus +extern "C" { +#endif + +/* +**foo: +** ... +** vqabs.s16 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int16x8_t foo (int16x8_t a) { return vqabsq_s16 (a); } -/* { dg-final { scan-assembler "vqabs.s16" } } */ +/* +**foo1: +** ... +** vqabs.s16 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int16x8_t foo1 (int16x8_t a) { return vqabsq (a); } -/* { dg-final { scan-assembler "vqabs.s16" } } */ +#ifdef __cplusplus +} +#endif + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c index 8023ff8d22e..1f88821de23 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s32.c @@ -1,21 +1,41 @@ -/* { dg-require-effective-target arm_v8_1m_mve_fp_ok } */ -/* { dg-add-options arm_v8_1m_mve_fp } */ +/* { dg-require-effective-target arm_v8_1m_mve_ok } */ +/* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +#ifdef __cplusplus +extern "C" { +#endif + +/* +**foo: +** ... +** vqabs.s32 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32x4_t foo (int32x4_t a) { return vqabsq_s32 (a); } -/* { dg-final { scan-assembler "vqabs.s32" } } */ +/* +**foo1: +** ... +** vqabs.s32 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int32x4_t foo1 (int32x4_t a) { return vqabsq (a); } -/* { dg-final { scan-assembler "vqabs.s32" } } */ +#ifdef __cplusplus +} +#endif + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c index b36d2b762e9..1399f7c1636 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqabsq_s8.c @@ -1,21 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +#ifdef __cplusplus +extern "C" { +#endif + +/* +**foo: +** ... +** vqabs.s8 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int8x16_t foo (int8x16_t a) { return vqabsq_s8 (a); } -/* { dg-final { scan-assembler "vqabs.s8" } } */ +/* +**foo1: +** ... +** vqabs.s8 q[0-9]+, q[0-9]+(?: @.*|) +** ... +*/ int8x16_t foo1 (int8x16_t a) { return vqabsq (a); } -/* { dg-final { scan-assembler "vqabs.s8" } } */ +#ifdef __cplusplus +} +#endif + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file