From patchwork Thu Nov 17 16:38:04 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrea Corallo X-Patchwork-Id: 60770 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 1C3AB38156FC for ; Thu, 17 Nov 2022 16:44:36 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 1C3AB38156FC DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1668703476; bh=QhzohwhEiEn1cEfoMmHg3k09bShYMrIsM67WV29KW+M=; h=To:CC:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=BgMExvrbNO2MLgtVAjb2sFBD1mmLF0I7j0mWIkZ6+txnQQ0RWMxDC2yKj91/TN/i2 BZ8neOQD55zTNUnuCmD6NGtowbSCAB3FeIt+xu7mwP9xI6Y0/lnMPUoXlD289aDoAb W3DbIco+7Z68AzX6pZx0Xn1WPCQUM59b5hvCc9yM= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR02-AM0-obe.outbound.protection.outlook.com (mail-am0eur02on2047.outbound.protection.outlook.com [40.107.247.47]) by sourceware.org (Postfix) with ESMTPS id 4AA013AA940E for ; Thu, 17 Nov 2022 16:38:52 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 4AA013AA940E Received: from AS9PR04CA0151.eurprd04.prod.outlook.com (2603:10a6:20b:48a::21) by AS8PR08MB7864.eurprd08.prod.outlook.com (2603:10a6:20b:52f::20) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.6; Thu, 17 Nov 2022 16:38:48 +0000 Received: from VI1EUR03FT055.eop-EUR03.prod.protection.outlook.com (2603:10a6:20b:48a:cafe::a9) by AS9PR04CA0151.outlook.office365.com (2603:10a6:20b:48a::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5813.13 via Frontend Transport; Thu, 17 Nov 2022 16:38:47 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by VI1EUR03FT055.mail.protection.outlook.com (100.127.144.130) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Thu, 17 Nov 2022 16:38:47 +0000 Received: ("Tessian outbound aeae1c7b66fd:v130"); Thu, 17 Nov 2022 16:38:47 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 4b856645b620eed0 X-CR-MTA-TID: 64aa7808 Received: from c7b262c3dc51.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id B5FC68FE-579D-46E8-A347-772F4E042F18.1; Thu, 17 Nov 2022 16:38:40 +0000 Received: from EUR02-AM0-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id c7b262c3dc51.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 17 Nov 2022 16:38:40 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PLSQgT1ZKI/x0ax0AL/yrAv0IfEqNSKAAmdxZ01olRIBijk10Pk1uvrREhUQiD6EfBz/rsGULAi+/uPBRxHZYtw0GOBphNz9Jf8BwsWh2rN/MRXmY+BJYis5mDmjEx2Low7x/vFiyIOgf5nER9k4outLtxSO0KhpK8YGMltqFv5Qn/aNMKn4l7yl7QnngpWLsgafdRQapctsVTL+dYxk7iMyWk5cChE4sFsAwVIhrrtEqG/5+9HNctAyoOspRgFQHoTSTTkm40TmR3uB9i38yYzyjjY1DjbP3DxloYbYKkuZh6D1AXKC1kN6EK1q4Jbq79CnHp1i5vUlBq+3Hl61Lg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=QhzohwhEiEn1cEfoMmHg3k09bShYMrIsM67WV29KW+M=; b=ivsqwGitYzGzINdUU0J5yH94Rnjjuo5gsICgCAdtGLgstY6koLIf0KbMF70dE/Ij1+cFt2I7Q6yqpmkAB5G79BKyEtJuofE5k0p59G+XpqCB2k8WhMfFBmJqY2pG4/vHfvdIJ0yvhyNowDz8EY/jjGbKRGcFiuqf5SFj583chGIHvhN9UhzDRDAwKCdUKOq5InYlTDUK+PWYYIm5EdlstdorLbtwxQJ5N4H4qHPevF8q8NLQjxRg5ZT4b04BvoErwtofRpi8qlYolFoiR2qDxq9B71wioAaCW2WRGTpy5TrXuFkJ9ERzY1vMo+w9akuU40ned0HtRPosA9NqsmjcgQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none Received: from DU2PR04CA0081.eurprd04.prod.outlook.com (2603:10a6:10:232::26) by DBAPR08MB5719.eurprd08.prod.outlook.com (2603:10a6:10:1a6::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.9; Thu, 17 Nov 2022 16:38:35 +0000 Received: from DBAEUR03FT034.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:232:cafe::bb) by DU2PR04CA0081.outlook.office365.com (2603:10a6:10:232::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5813.12 via Frontend Transport; Thu, 17 Nov 2022 16:38:35 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DBAEUR03FT034.mail.protection.outlook.com (100.127.142.97) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5834.8 via Frontend Transport; Thu, 17 Nov 2022 16:38:35 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 17 Nov 2022 16:38:29 +0000 Received: from e124257.nice.arm.com (10.34.105.24) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Thu, 17 Nov 2022 16:38:29 +0000 To: CC: , , Andrea Corallo Subject: [PATCH 30/35] arm: improve tests for vqrdmlahq* Date: Thu, 17 Nov 2022 17:38:04 +0100 Message-ID: <20221117163809.1009526-31-andrea.corallo@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221117163809.1009526-1-andrea.corallo@arm.com> References: <20221117163809.1009526-1-andrea.corallo@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DBAEUR03FT034:EE_|DBAPR08MB5719:EE_|VI1EUR03FT055:EE_|AS8PR08MB7864:EE_ X-MS-Office365-Filtering-Correlation-Id: 8c6c5e97-18a2-4344-0984-08dac8ba3362 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: nTUIDKE/lzRbTviI6tsD9hMSZvUDI54woejMCKOBvgC4R2QBKQfNCvaRDQeq8erhvpWd10wLEzyPTT4zdGDOxtWwNeBubTDsfSC9LcrYayXuPTcRHWoE1cg2HLcWEHUOJpmgpa86rr1g4/bi7MgzAVkusr/q46q6DP8Exmu27zlVnmK4mRaLoBsJ6jQgBlAeu8f3kKxWp4DSpbBHs8tHzqglrBkoPD6vX9V3nowXMQTfxq8BG/EmHPFcl/H6/4dtlAxTnZz/zcY8BoKw3+NUZ5YPV/D+cdJGiXIY87NydcQFvvFL5/aA/M7qNJRHo/of8j5Nmk0rUCG6XhP4NkrlJ287PugZrusPjdCj4pVw/IwJGvMfAy9RJvIuOFG6L10Je0eevz1rVvsxH0/wet4L3ftq7S4XZ3A9aSupQ5pn0x7uluR1g0BdB92gQl6S0StDChPxpdAAMVw9nPbLhSS4sjdL7Y09nNwNpzJeMbNsqNan0cn6X0igGQCSWc9PNlyPUzjWl3R0RvJnct+NcsqEyNzvHF4iayK56TPGGBtd6dOpQqZ+wnENin+COMNsVVMpRN2C2FqJed1hC77TIMMfYjMLZeCdqg1cZm+pJpld78qAA2ICFsCinHCPsaCEsWDPx+E3Q8OoVslVkc4t2iRJdstyWbgAq+mPItbg/npEHCosRO4NX66r8OYb1/2FiUUiUZqdcy2jhuRUkcV0Jkz9amHCivngafXRNUIQr7etJ1OHQVZiDqZHnF/PsGpaeeEV1oiY0qt23qj4Sa3xJV91IHLhfoIpXjo/xn0WPywHKKJb+Em88nxsFkHO1qI3780x X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230022)(4636009)(376002)(39860400002)(136003)(346002)(396003)(451199015)(46966006)(36840700001)(40470700004)(86362001)(44832011)(70586007)(8936002)(70206006)(8676002)(5660300002)(36756003)(4326008)(40460700003)(47076005)(26005)(83380400001)(478600001)(7696005)(6666004)(186003)(336012)(1076003)(2616005)(426003)(81166007)(54906003)(316002)(356005)(6916009)(82740400003)(2906002)(40480700001)(36860700001)(82310400005)(84970400001)(41300700001)(36900700001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DBAPR08MB5719 X-MS-Exchange-Transport-CrossTenantHeadersStripped: VI1EUR03FT055.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 8bd3c7a3-d11b-4aa0-6a35-08dac8ba2bf8 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: 1bYBOSXSDjbMPA5xIbyM/zTlyn4VRqpbJ7b8w/y0qm5Obek12C621GSdxW5en6/amdNFurZJw365c0c3ooRBIPrLRHuqal8JBdWdqTHdW6caPsJRDhfAJjyDj4QC8oyN9H3rY8lOYJfXWuL1DBiKoY/Mn5+MoEAUOlZTDbgHA+Yf67zN3NhYI3TUb4lvpHaD0pLA0rum43uxUj4hUKweartv0U+pvTY4ZlrnrfnqZSa/pzXt7BGl4MwT25+xPegD/jSmmQ6ML2DU8dfv6NaDdgaI0zKUVF2Ugwofa9CCuRfjLMZwmJdsSoNdaphrAbEsTIojxIBgO+39Hsg0pB9brzpG5sPxkUaKogluHIoDMgHaCzFjqHNREg/lETc2y1HvftefMrQIEjcCd/+mTybHTBKYnukm7pJWEg6MO/lCB2HT/9NIXAZh2vMg+y55F9USMYzzF6mK5dVJIJs/7WJEDS2TYVWS4ZogwfNx5N1KFF+lR9wTwJmh6+KNUrCfUhhowEifApnJvurYh8TQflnfjcE3C83JQBIALzUaSnlD36SdsxB43z9l6RmYXX1KhIf0PUfePYEfpvqIRBqzNbGLo7JRRtyh6iIwH+qgcnBCHjZtJw5zfiG8aPj5dw7KkZaTDUJfPx7f3cEG4YdfR6IynE33BW+3yP0u/PW7IFkZuUDYFNu6u8pMZLTayEHmA80CsxNwjyxjZKwZb8FL4gWlBuVKo+Jag1lAyd9ilPnnyA4ZIzI0FLFmzVAg1dWHZrCykruv12BmuWklXNXlqls+Gw== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230022)(4636009)(376002)(136003)(346002)(396003)(39860400002)(451199015)(40470700004)(46966006)(36840700001)(40460700003)(36756003)(84970400001)(86362001)(81166007)(36860700001)(47076005)(186003)(426003)(40480700001)(6666004)(336012)(7696005)(83380400001)(1076003)(2616005)(478600001)(6916009)(54906003)(82310400005)(70206006)(316002)(5660300002)(8676002)(70586007)(4326008)(26005)(2906002)(8936002)(44832011)(82740400003)(41300700001); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Nov 2022 16:38:47.6319 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 8c6c5e97-18a2-4344-0984-08dac8ba3362 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: VI1EUR03FT055.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB7864 X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Andrea Corallo via Gcc-patches From: Andrea Corallo Reply-To: Andrea Corallo Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" gcc/testsuite/ChangeLog: * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c: Improve test. * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c: Likewise. * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c: Likewise. * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c: Likewise. --- .../arm/mve/intrinsics/vqrdmlahq_m_n_s16.c | 34 ++++++++++++++----- .../arm/mve/intrinsics/vqrdmlahq_m_n_s32.c | 34 ++++++++++++++----- .../arm/mve/intrinsics/vqrdmlahq_m_n_s8.c | 34 ++++++++++++++----- .../arm/mve/intrinsics/vqrdmlahq_n_s16.c | 24 +++++++++---- .../arm/mve/intrinsics/vqrdmlahq_n_s32.c | 24 +++++++++---- .../arm/mve/intrinsics/vqrdmlahq_n_s8.c | 24 +++++++++---- 6 files changed, 132 insertions(+), 42 deletions(-) diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c index 70c3fa0e9b1..07d689279ac 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s16.c @@ -1,23 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqrdmlaht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) +foo (int16x8_t add, int16x8_t m1, int16_t m2, mve_pred16_t p) { - return vqrdmlahq_m_n_s16 (a, b, c, p); + return vqrdmlahq_m_n_s16 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqrdmlaht.s16" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqrdmlaht.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo1 (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) +foo1 (int16x8_t add, int16x8_t m1, int16_t m2, mve_pred16_t p) { - return vqrdmlahq_m (a, b, c, p); + return vqrdmlahq_m (add, m1, m2, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqrdmlaht.s16" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c index 75ed9911276..3b02ca16038 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s32.c @@ -1,23 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqrdmlaht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) +foo (int32x4_t add, int32x4_t m1, int32_t m2, mve_pred16_t p) { - return vqrdmlahq_m_n_s32 (a, b, c, p); + return vqrdmlahq_m_n_s32 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqrdmlaht.s32" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqrdmlaht.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo1 (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) +foo1 (int32x4_t add, int32x4_t m1, int32_t m2, mve_pred16_t p) { - return vqrdmlahq_m (a, b, c, p); + return vqrdmlahq_m (add, m1, m2, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqrdmlaht.s32" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c index ddaea545f40..b661bdcb4cf 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_m_n_s8.c @@ -1,23 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqrdmlaht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) +foo (int8x16_t add, int8x16_t m1, int8_t m2, mve_pred16_t p) { - return vqrdmlahq_m_n_s8 (a, b, c, p); + return vqrdmlahq_m_n_s8 (add, m1, m2, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqrdmlaht.s8" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vqrdmlaht.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo1 (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) +foo1 (int8x16_t add, int8x16_t m1, int8_t m2, mve_pred16_t p) { - return vqrdmlahq_m (a, b, c, p); + return vqrdmlahq_m (add, m1, m2, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vqrdmlaht.s8" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c index 45e74971838..16804735b32 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s16.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vqrdmlah.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo (int16x8_t a, int16x8_t b, int16_t c) +foo (int16x8_t add, int16x8_t m1, int16_t m2) { - return vqrdmlahq_n_s16 (a, b, c); + return vqrdmlahq_n_s16 (add, m1, m2); } -/* { dg-final { scan-assembler "vqrdmlah.s16" } } */ +/* +**foo1: +** ... +** vqrdmlah.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo1 (int16x8_t a, int16x8_t b, int16_t c) +foo1 (int16x8_t add, int16x8_t m1, int16_t m2) { - return vqrdmlahq (a, b, c); + return vqrdmlahq (add, m1, m2); } -/* { dg-final { scan-assembler "vqrdmlah.s16" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c index 79bb9c98b12..d7d3dc06d7f 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s32.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vqrdmlah.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo (int32x4_t a, int32x4_t b, int32_t c) +foo (int32x4_t add, int32x4_t m1, int32_t m2) { - return vqrdmlahq_n_s32 (a, b, c); + return vqrdmlahq_n_s32 (add, m1, m2); } -/* { dg-final { scan-assembler "vqrdmlah.s32" } } */ +/* +**foo1: +** ... +** vqrdmlah.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo1 (int32x4_t a, int32x4_t b, int32_t c) +foo1 (int32x4_t add, int32x4_t m1, int32_t m2) { - return vqrdmlahq (a, b, c); + return vqrdmlahq (add, m1, m2); } -/* { dg-final { scan-assembler "vqrdmlah.s32" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c index 220518ae698..d3f9f25f11c 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vqrdmlahq_n_s8.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vqrdmlah.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo (int8x16_t a, int8x16_t b, int8_t c) +foo (int8x16_t add, int8x16_t m1, int8_t m2) { - return vqrdmlahq_n_s8 (a, b, c); + return vqrdmlahq_n_s8 (add, m1, m2); } -/* { dg-final { scan-assembler "vqrdmlah.s8" } } */ +/* +**foo1: +** ... +** vqrdmlah.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo1 (int8x16_t a, int8x16_t b, int8_t c) +foo1 (int8x16_t add, int8x16_t m1, int8_t m2) { - return vqrdmlahq (a, b, c); + return vqrdmlahq (add, m1, m2); } -/* { dg-final { scan-assembler "vqrdmlah.s8" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file