From patchwork Thu Nov 17 16:38:00 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Andrea Corallo X-Patchwork-Id: 60777 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 88D563AA9923 for ; Thu, 17 Nov 2022 16:47:11 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 88D563AA9923 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gcc.gnu.org; s=default; t=1668703631; bh=zBF6ZHs9don/KkrHfqjyKCczWGWJhsQ8VJfUWP8r14M=; h=To:CC:Subject:Date:In-Reply-To:References:List-Id: List-Unsubscribe:List-Archive:List-Post:List-Help:List-Subscribe: From:Reply-To:From; b=lzIo4cDuz+99l9/TYU9qXi0hyCDTQqpAEXorHTlEUDj9OfN2Lh1J74A/lx9mensLK AOQ338KRruPiUBdMLISQRg+QMnqS2HTu/lML4h0OVmaLT0kN1Pmh8AhBqCFCQ8vjgE FUEGsml0wweLdD2558avM9Co+VFVxMxJPWFC+TkA= X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from EUR03-AM7-obe.outbound.protection.outlook.com (mail-am7eur03on2070.outbound.protection.outlook.com [40.107.105.70]) by sourceware.org (Postfix) with ESMTPS id DB0BA3AA9403 for ; Thu, 17 Nov 2022 16:38:52 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org DB0BA3AA9403 Received: from DB8PR04CA0012.eurprd04.prod.outlook.com (2603:10a6:10:110::22) by DU0PR08MB8688.eurprd08.prod.outlook.com (2603:10a6:10:400::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5857.8; Thu, 17 Nov 2022 16:38:50 +0000 Received: from DBAEUR03FT012.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:110:cafe::4b) by DB8PR04CA0012.outlook.office365.com (2603:10a6:10:110::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5813.14 via Frontend Transport; Thu, 17 Nov 2022 16:38:50 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DBAEUR03FT012.mail.protection.outlook.com (100.127.142.126) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.8 via Frontend Transport; Thu, 17 Nov 2022 16:38:50 +0000 Received: ("Tessian outbound 2ff13c8f2c05:v130"); Thu, 17 Nov 2022 16:38:50 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: fc4ec5ff8f17eca6 X-CR-MTA-TID: 64aa7808 Received: from ee91ba7eba0f.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 33A467BE-0824-4FD2-BE8E-0F249751E9CA.1; Thu, 17 Nov 2022 16:38:42 +0000 Received: from EUR02-DB5-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id ee91ba7eba0f.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 17 Nov 2022 16:38:42 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=NwEyFefeA2FQZ4UOX8OCBtQY+Wbc8utenCMwp4oIiql0VUn0RU5IEiKm1ii5eeDG5whaBKylYdxfv3VvK6whMgX+slXkqytp8IazCrKYkRh5OsJnZ+E9BQ8hKHpfhALgnPbiI6bybPY1Q13S3TJvT/NNnSDeezz1nUpfOxVgok3HEtPINkZIORWgiW3kCwoTyQCs3Dqe2JwwgTa3uSkPjSvKPlK+1OcIR3/vPvlz7ex/fGl/OadJc4N4hlaphfZhXJd+iceYHrGAKGbEPwlqkgcRE0y2lp9LE4DCF/6QoUQ9sUzAK+4brwxk7zN2Dm6ck7bZ91CY1yfzY9TbDiEvvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=zBF6ZHs9don/KkrHfqjyKCczWGWJhsQ8VJfUWP8r14M=; b=hTD8wzPwMJNOeH7fuzBo5L50VawaCSANJcpCNaQbezXNVsrf9wspAhVHQ2snALfeYLMbeLfthn7nZICj02vsPECjf7I/QCiZHiIs5MpWfAJLlTDImQBjk3MpwXaxGXHWT7ur/mokk7+v3zvxNmk1I2ujuJJFeHbBlKDn1oqo4urQEvzKiNMEHt9HXoUVf1Xupi7O14Tn6WDe213wtaufZ2jHP8v1HVHClkL9pNkB6EPTXIaf5IEHPXrkkZfvwi0pczrkZzEg7ssU7KMbaNnxMKn8g9b78k9/RXpeNWZht0//Lpa4IDG9bvniJGKyEgZ1gpZijk2+PomQ/D7cKu1mNQ== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=gcc.gnu.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none Received: from DB8P191CA0014.EURP191.PROD.OUTLOOK.COM (2603:10a6:10:130::24) by GV1PR08MB7753.eurprd08.prod.outlook.com (2603:10a6:150:54::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5834.5; Thu, 17 Nov 2022 16:38:33 +0000 Received: from DBAEUR03FT048.eop-EUR03.prod.protection.outlook.com (2603:10a6:10:130:cafe::f) by DB8P191CA0014.outlook.office365.com (2603:10a6:10:130::24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5813.17 via Frontend Transport; Thu, 17 Nov 2022 16:38:33 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DBAEUR03FT048.mail.protection.outlook.com (100.127.142.200) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.5834.8 via Frontend Transport; Thu, 17 Nov 2022 16:38:33 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.16; Thu, 17 Nov 2022 16:38:27 +0000 Received: from e124257.nice.arm.com (10.34.105.24) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.16 via Frontend Transport; Thu, 17 Nov 2022 16:38:27 +0000 To: CC: , , Andrea Corallo Subject: [PATCH 26/35] arm: improve tests for vmlasq* Date: Thu, 17 Nov 2022 17:38:00 +0100 Message-ID: <20221117163809.1009526-27-andrea.corallo@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221117163809.1009526-1-andrea.corallo@arm.com> References: <20221117163809.1009526-1-andrea.corallo@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DBAEUR03FT048:EE_|GV1PR08MB7753:EE_|DBAEUR03FT012:EE_|DU0PR08MB8688:EE_ X-MS-Office365-Filtering-Correlation-Id: 57c33cfc-53c5-4c67-41e3-08dac8ba34bd x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: eGj38R2boHhJFwuWxUg1C9xKWn3oTfLAwBAsYUV7Dson1GtkuoOkb9aaPf6q3QpMiogR63Duuh7+c154489tIS5NUPc9JuDBJX9R/DIrcXhnYbPTP1/uhdgkUxgfzNTGVogNuZOhx1fYIUgKTbM10aCqDQ081pYhy57QCU7rKX76CqEXc0+5hmIMGPZHhdVR9meCj4RvfjCUGOWk+VspST4SKIpvD/+qoXnrxZbhZP9yzUZOnzKHgp8CSi6mudPXObx0d0zEEVxYPNRRCH5H85GXnDqLyOaDCGIBOSl4PGOOFw9Mc1FzlZsnhn5Ffavhnokk9/Y+qRJgPPOIUBszyRoJN/74yTp1TBN+ASrYwLXrWM2AbxGtJj2kbug3v3TSRGQ3eKrV0s642cTE+ekwPi/S4RVvXbNbnz5TR8uqo5ZrGH/5PXkF1Y8l26tKrwyHeo8PwOE4NJQMCRlLtoBPHj9cuh9iT6cGx1PJ4LX6Psik9wRbUbnQnBvXx9pTWRFcQ6nEG/wiJHNS2hZw08yU6VJp1TB50ViwMwJFoAF4qz3c9aKfHxlM0S/SuhjYFEq/rYI5mJvFnUFg4sPiSVpfAayx9KiZsKOkNaL5+UJrm0+g04VbXZ+gww5tFDHQnm52PJI7ZH6haIKdn5woWmyJryJN+GIVWXPhKpHpw/W5VdgC6XSmcL3kdUZh3VTypJFtPyPkY6pNXeKXPgiXwyg7cYPo32GKOSldabACqJQ60S0c3pf41aWYV7OyCCLIql7se5KpXnLDFL69Xu1AC8hGUb8SMZcNt8YvMkeWO693IEVhJ2B/+xy0X42W4AhZ7VJO X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230022)(4636009)(346002)(39860400002)(136003)(376002)(396003)(451199015)(36840700001)(46966006)(40470700004)(40460700003)(81166007)(84970400001)(70586007)(36756003)(54906003)(70206006)(478600001)(336012)(1076003)(40480700001)(356005)(426003)(82740400003)(316002)(186003)(6916009)(5660300002)(47076005)(2616005)(8936002)(6666004)(7696005)(26005)(4326008)(2906002)(82310400005)(44832011)(36860700001)(30864003)(8676002)(41300700001)(83380400001)(86362001)(36900700001); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV1PR08MB7753 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DBAEUR03FT012.eop-EUR03.prod.protection.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: a6be4b1d-ece3-464d-6d5e-08dac8ba2ac7 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: gqvnsHDeWlJqhziuxzjylKhcECJWXtjl7LP/F0XIaA+62mxnnkTr1IqL4Y0SOFpI5j9Ij2crfYG5VTPzIi1GRI2F0ZU3oXVn1XJHt5cJ+YkNriPwP6oXiJ+mvLW4T0hkSZn93J/PYkYfid5PvQkI4Bixg0CjuKH967qVGnM3cf9PgaSaXvKtCQrdbN+13SFv2Myp4vQ4bhxvf+Rr6pK3y9rzOLUj5j2ltVU0LzzmR8uVfed3mLK2y7oOaX+0/hLoQ0EeB/xZ2DZWXam41RCRF/Me5gTIqBulnl4Lnvx2HLcU4hnxAxQbkeNJ6bFbjmQL2niHln811ikXj4c2Gg6eEi9T24C8Ak8KcUK7bYraCk4Llc1laNCqzMCtzwxZU0cvmjYR0sACcBkJPd3wDxYQSHDioUdzf9lqMjKKf5x/9YwX18hi5y8ILBZH2jzEpdNUR0mRPyXA3XcOEs0tID4/MS6+FKvioDGtTqUcOFnjb1sZSdALYoEsSxAj/X3BioQyIPjPRcjpkOybbICwAgzpZEheWsQhcvp0ELKnZwP8BxzwWsnVyJ+vfi6QpGuo12IZUrgsrzSfH0r4LmcZxFZV1cJRcqdoiZk347DOXmQEI+DEX8zoTRlMlGwkFR4Z5CONKIf97+TFgPSPECwV7jSMikr4DA/lop5t7efHbc71ZOgeMu991If7DzZeYe6gg8Oz5Kiiyp5S4479BhlZd7ZA3bbaf3JXnqWPfFSPSjUcdP46a8Lf+MpUOCLY/5bmXcHR7iNt2+c1r3oZ/sxsk4iyeA== X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230022)(4636009)(39860400002)(396003)(136003)(346002)(376002)(451199015)(46966006)(40470700004)(36840700001)(86362001)(40480700001)(70586007)(70206006)(54906003)(30864003)(5660300002)(41300700001)(316002)(84970400001)(8936002)(2906002)(478600001)(83380400001)(82740400003)(82310400005)(40460700003)(7696005)(44832011)(6666004)(336012)(186003)(36756003)(2616005)(36860700001)(4326008)(1076003)(6916009)(8676002)(81166007)(426003)(47076005)(26005); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Nov 2022 16:38:50.0480 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 57c33cfc-53c5-4c67-41e3-08dac8ba34bd X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DBAEUR03FT012.eop-EUR03.prod.protection.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DU0PR08MB8688 X-Spam-Status: No, score=-11.9 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: Andrea Corallo via Gcc-patches From: Andrea Corallo Reply-To: Andrea Corallo Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" gcc/testsuite/ChangeLog: * gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c: Improve test. * gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c: Likewise. * gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c: Likewise. --- .../arm/mve/intrinsics/vmlasq_m_n_s16.c | 34 ++++++++++--- .../arm/mve/intrinsics/vmlasq_m_n_s32.c | 34 ++++++++++--- .../arm/mve/intrinsics/vmlasq_m_n_s8.c | 34 ++++++++++--- .../arm/mve/intrinsics/vmlasq_m_n_u16.c | 50 ++++++++++++++++--- .../arm/mve/intrinsics/vmlasq_m_n_u32.c | 50 ++++++++++++++++--- .../arm/mve/intrinsics/vmlasq_m_n_u8.c | 50 ++++++++++++++++--- .../arm/mve/intrinsics/vmlasq_n_s16.c | 24 ++++++--- .../arm/mve/intrinsics/vmlasq_n_s32.c | 24 ++++++--- .../arm/mve/intrinsics/vmlasq_n_s8.c | 24 ++++++--- .../arm/mve/intrinsics/vmlasq_n_u16.c | 36 ++++++++++--- .../arm/mve/intrinsics/vmlasq_n_u32.c | 36 ++++++++++--- .../arm/mve/intrinsics/vmlasq_n_u8.c | 36 ++++++++++--- 12 files changed, 348 insertions(+), 84 deletions(-) diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c index bf66e616ec7..af6e588adad 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s16.c @@ -1,23 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) +foo (int16x8_t m1, int16x8_t m2, int16_t add, mve_pred16_t p) { - return vmlasq_m_n_s16 (a, b, c, p); + return vmlasq_m_n_s16 (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.s16" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo1 (int16x8_t a, int16x8_t b, int16_t c, mve_pred16_t p) +foo1 (int16x8_t m1, int16x8_t m2, int16_t add, mve_pred16_t p) { - return vmlasq_m (a, b, c, p); + return vmlasq_m (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.s16" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c index 53c21e2e5b6..9d0cc3076d9 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s32.c @@ -1,23 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) +foo (int32x4_t m1, int32x4_t m2, int32_t add, mve_pred16_t p) { - return vmlasq_m_n_s32 (a, b, c, p); + return vmlasq_m_n_s32 (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.s32" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo1 (int32x4_t a, int32x4_t b, int32_t c, mve_pred16_t p) +foo1 (int32x4_t m1, int32x4_t m2, int32_t add, mve_pred16_t p) { - return vmlasq_m (a, b, c, p); + return vmlasq_m (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.s32" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c index ac08b15fdbe..772ad8b1e76 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_s8.c @@ -1,23 +1,41 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) +foo (int8x16_t m1, int8x16_t m2, int8_t add, mve_pred16_t p) { - return vmlasq_m_n_s8 (a, b, c, p); + return vmlasq_m_n_s8 (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.s8" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo1 (int8x16_t a, int8x16_t b, int8_t c, mve_pred16_t p) +foo1 (int8x16_t m1, int8x16_t m2, int8_t add, mve_pred16_t p) { - return vmlasq_m (a, b, c, p); + return vmlasq_m (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.s8" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c index 99f1e28c7d5..b02dc64a31b 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u16.c @@ -1,23 +1,57 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint16x8_t -foo (uint16x8_t a, uint16x8_t b, uint16_t c, mve_pred16_t p) +foo (uint16x8_t m1, uint16x8_t m2, uint16_t add, mve_pred16_t p) { - return vmlasq_m_n_u16 (a, b, c, p); + return vmlasq_m_n_u16 (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.u16" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint16x8_t -foo1 (uint16x8_t a, uint16x8_t b, uint16_t c, mve_pred16_t p) +foo1 (uint16x8_t m1, uint16x8_t m2, uint16_t add, mve_pred16_t p) { - return vmlasq_m (a, b, c, p); + return vmlasq_m (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.u16" } } */ +/* +**foo2: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ +uint16x8_t +foo2 (uint16x8_t m1, uint16x8_t m2, mve_pred16_t p) +{ + return vmlasq_m (m1, m2, 1, p); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c index 8d8edca6024..0214cf2136e 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u32.c @@ -1,23 +1,57 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint32x4_t -foo (uint32x4_t a, uint32x4_t b, uint32_t c, mve_pred16_t p) +foo (uint32x4_t m1, uint32x4_t m2, uint32_t add, mve_pred16_t p) { - return vmlasq_m_n_u32 (a, b, c, p); + return vmlasq_m_n_u32 (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.u32" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint32x4_t -foo1 (uint32x4_t a, uint32x4_t b, uint32_t c, mve_pred16_t p) +foo1 (uint32x4_t m1, uint32x4_t m2, uint32_t add, mve_pred16_t p) { - return vmlasq_m (a, b, c, p); + return vmlasq_m (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.u32" } } */ +/* +**foo2: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ +uint32x4_t +foo2 (uint32x4_t m1, uint32x4_t m2, mve_pred16_t p) +{ + return vmlasq_m (m1, m2, 1, p); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c index e7f685bbcaa..c9824e332f7 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_m_n_u8.c @@ -1,23 +1,57 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint8x16_t -foo (uint8x16_t a, uint8x16_t b, uint8_t c, mve_pred16_t p) +foo (uint8x16_t m1, uint8x16_t m2, uint8_t add, mve_pred16_t p) { - return vmlasq_m_n_u8 (a, b, c, p); + return vmlasq_m_n_u8 (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.u8" } } */ +/* +**foo1: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint8x16_t -foo1 (uint8x16_t a, uint8x16_t b, uint8_t c, mve_pred16_t p) +foo1 (uint8x16_t m1, uint8x16_t m2, uint8_t add, mve_pred16_t p) { - return vmlasq_m (a, b, c, p); + return vmlasq_m (m1, m2, add, p); } -/* { dg-final { scan-assembler "vpst" } } */ -/* { dg-final { scan-assembler "vmlast.u8" } } */ +/* +**foo2: +** ... +** vmsr p0, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +** vpst(?: @.*|) +** ... +** vmlast.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ +uint8x16_t +foo2 (uint8x16_t m1, uint8x16_t m2, mve_pred16_t p) +{ + return vmlasq_m (m1, m2, 1, p); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c index 8bfe3c31096..6708a741790 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s16.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmlas.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo (int16x8_t a, int16x8_t b, int16_t c) +foo (int16x8_t m1, int16x8_t m2, int16_t add) { - return vmlasq_n_s16 (a, b, c); + return vmlasq_n_s16 (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.s16" } } */ +/* +**foo1: +** ... +** vmlas.s16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int16x8_t -foo1 (int16x8_t a, int16x8_t b, int16_t c) +foo1 (int16x8_t m1, int16x8_t m2, int16_t add) { - return vmlasq (a, b, c); + return vmlasq (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.s16" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c index db06182abec..4e8bf32e016 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s32.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmlas.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo (int32x4_t a, int32x4_t b, int32_t c) +foo (int32x4_t m1, int32x4_t m2, int32_t add) { - return vmlasq_n_s32 (a, b, c); + return vmlasq_n_s32 (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.s32" } } */ +/* +**foo1: +** ... +** vmlas.s32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int32x4_t -foo1 (int32x4_t a, int32x4_t b, int32_t c) +foo1 (int32x4_t m1, int32x4_t m2, int32_t add) { - return vmlasq (a, b, c); + return vmlasq (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.s32" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c index 3a151650ef4..1cb1a31459c 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_s8.c @@ -1,21 +1,33 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmlas.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo (int8x16_t a, int8x16_t b, int8_t c) +foo (int8x16_t m1, int8x16_t m2, int8_t add) { - return vmlasq_n_s8 (a, b, c); + return vmlasq_n_s8 (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.s8" } } */ +/* +**foo1: +** ... +** vmlas.s8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ int8x16_t -foo1 (int8x16_t a, int8x16_t b, int8_t c) +foo1 (int8x16_t m1, int8x16_t m2, int8_t add) { - return vmlasq (a, b, c); + return vmlasq (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.s8" } } */ +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c index b9444f2f6a3..e03c91ef298 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u16.c @@ -1,21 +1,45 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmlas.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint16x8_t -foo (uint16x8_t a, uint16x8_t b, uint16_t c) +foo (uint16x8_t m1, uint16x8_t m2, uint16_t add) { - return vmlasq_n_u16 (a, b, c); + return vmlasq_n_u16 (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.u16" } } */ +/* +**foo1: +** ... +** vmlas.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint16x8_t -foo1 (uint16x8_t a, uint16x8_t b, uint16_t c) +foo1 (uint16x8_t m1, uint16x8_t m2, uint16_t add) { - return vmlasq (a, b, c); + return vmlasq (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.u16" } } */ +/* +**foo2: +** ... +** vmlas.u16 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ +uint16x8_t +foo2 (uint16x8_t m1, uint16x8_t m2) +{ + return vmlasq (m1, m2, 1); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c index 5708a0658a6..b80c3c7631f 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u32.c @@ -1,21 +1,45 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmlas.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint32x4_t -foo (uint32x4_t a, uint32x4_t b, uint32_t c) +foo (uint32x4_t m1, uint32x4_t m2, uint32_t add) { - return vmlasq_n_u32 (a, b, c); + return vmlasq_n_u32 (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.u32" } } */ +/* +**foo1: +** ... +** vmlas.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint32x4_t -foo1 (uint32x4_t a, uint32x4_t b, uint32_t c) +foo1 (uint32x4_t m1, uint32x4_t m2, uint32_t add) { - return vmlasq (a, b, c); + return vmlasq (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.u32" } } */ +/* +**foo2: +** ... +** vmlas.u32 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ +uint32x4_t +foo2 (uint32x4_t m1, uint32x4_t m2) +{ + return vmlasq (m1, m2, 1); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file diff --git a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c index d83940c7232..0f37550160e 100644 --- a/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c +++ b/gcc/testsuite/gcc.target/arm/mve/intrinsics/vmlasq_n_u8.c @@ -1,21 +1,45 @@ /* { dg-require-effective-target arm_v8_1m_mve_ok } */ /* { dg-add-options arm_v8_1m_mve } */ /* { dg-additional-options "-O2" } */ +/* { dg-final { check-function-bodies "**" "" } } */ #include "arm_mve.h" +/* +**foo: +** ... +** vmlas.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint8x16_t -foo (uint8x16_t a, uint8x16_t b, uint8_t c) +foo (uint8x16_t m1, uint8x16_t m2, uint8_t add) { - return vmlasq_n_u8 (a, b, c); + return vmlasq_n_u8 (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.u8" } } */ +/* +**foo1: +** ... +** vmlas.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ uint8x16_t -foo1 (uint8x16_t a, uint8x16_t b, uint8_t c) +foo1 (uint8x16_t m1, uint8x16_t m2, uint8_t add) { - return vmlasq (a, b, c); + return vmlasq (m1, m2, add); } -/* { dg-final { scan-assembler "vmlas.u8" } } */ +/* +**foo2: +** ... +** vmlas.u8 q[0-9]+, q[0-9]+, (?:ip|fp|r[0-9]+)(?: @.*|) +** ... +*/ +uint8x16_t +foo2 (uint8x16_t m1, uint8x16_t m2) +{ + return vmlasq (m1, m2, 1); +} + +/* { dg-final { scan-assembler-not "__ARM_undef" } } */ \ No newline at end of file