From patchwork Wed Jun 15 11:47:28 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Christoph_M=C3=BCllner?= X-Patchwork-Id: 55098 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id C1BF9383865B for ; Wed, 15 Jun 2022 11:47:50 +0000 (GMT) X-Original-To: gcc-patches@gcc.gnu.org Delivered-To: gcc-patches@gcc.gnu.org Received: from mail-ed1-x532.google.com (mail-ed1-x532.google.com [IPv6:2a00:1450:4864:20::532]) by sourceware.org (Postfix) with ESMTPS id AD9C4385734C for ; Wed, 15 Jun 2022 11:47:33 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org AD9C4385734C Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=vrull.eu Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=vrull.eu Received: by mail-ed1-x532.google.com with SMTP id n28so15725493edb.9 for ; Wed, 15 Jun 2022 04:47:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=vrull.eu; s=google; h=from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=pv6jalh00x/cLZ3fvdmjS46DOwVQXY7c3/3ecrxA4F8=; b=RMKnJe2si77dRIjydxhB7IRF1ET2rdzSxU3zvGjZ+3pH9EwA7HULRU4t5f1ywO5MfE M4EyX4+sWVZOckuKDI+DbOxYhDm9TmNf9W+rqa9Vw28FbmL4dt31uOk9mI9sakjvsPQy e9qgwRgdj0ITYAPFYXAhRDjkwaPLHxExW5+0mSYlVqmuoXTvP93/Q3o1uKU0hu0/ZoyM IDQeYigrdZbbjkmEqdBhA56O05IJFhX+I9K27ZvCaRFvluIP2RCPQdNN67fe2DhBctzq +CdkrUjksGJDuURL8EBgH2fSM5CVfX3tYSHEpZQ4ORLy3jjhtqvBi09es5DIZZv7SGxc fySA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=pv6jalh00x/cLZ3fvdmjS46DOwVQXY7c3/3ecrxA4F8=; b=IpcmbcedOBF1vVK1y4mnX777BdPKKUlswDHidG/Dk0EGDFMU7qt8ZVNMjMKUZtN/yi wn/W0ziVcYiQ0/CNSbrV6K7BEQEmvR++qgL3upeOJSgKnNPrlGvikCdCoytl42EqFNjH fVhXutW1wfH/ueh5N0gcAihDDSVM5iAyf/1nkJ8QLpnIb2EqTVRChecNECWoOMgdZqv+ HQParPsOvE66kFAbAGWVM0kO5ETIUI0Y8iLaMfDPVC+xERAHraMyVqPuWFwPiWZ5UOA5 M8vJk6vAMQ728bzA4jM5GkEMWi24MbOp++b8aw5IgFjZarFuCd12ke7Eni3yczO2IQXx b+1g== X-Gm-Message-State: AOAM530KH+Wl1SmxUQ9+nkI1W/MKghdF7KqxJJOslCf50Mo1Wshth5IF /1SSxPLi9qKb0/VrBfct0hAy5uVtmdsRCQ== X-Google-Smtp-Source: AGRyM1uILV3d7U3ZJSwQowR56ExKQ3YVXG+bWrsq4tnHLjANY7DD3uGanAEJfyqgPRfUleiN+UH1rg== X-Received: by 2002:a05:6402:2548:b0:42d:dd95:5bfe with SMTP id l8-20020a056402254800b0042ddd955bfemr12136886edb.285.1655293652208; Wed, 15 Jun 2022 04:47:32 -0700 (PDT) Received: from beast.fritz.box (62-178-148-172.cable.dynamic.surfer.at. [62.178.148.172]) by smtp.gmail.com with ESMTPSA id s11-20020aa7d78b000000b0042bca34bd15sm9067640edq.95.2022.06.15.04.47.31 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 15 Jun 2022 04:47:31 -0700 (PDT) From: Christoph Muellner To: gcc-patches@gcc.gnu.org, Kito Cheng , Jim Wilson , Andrew Waterman , Philipp Tomsich , Christoph Muellner Subject: [PATCH v2 1/2] riscv-cores.def: Fix description of RISCV_CORE() macro Date: Wed, 15 Jun 2022 13:47:28 +0200 Message-Id: <20220615114729.826142-1-christoph.muellner@vrull.eu> X-Mailer: git-send-email 2.35.3 MIME-Version: 1.0 X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, JMQ_SPF_NEUTRAL, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gcc-patches@gcc.gnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Gcc-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gcc-patches-bounces+patchwork=sourceware.org@gcc.gnu.org Sender: "Gcc-patches" From: Christoph Müllner The current description of RISCV_CORE() does not match the implementation. This commit provides a fix for that. gcc/ChangeLog: * config/riscv/riscv-cores.def: Fix comment. Signed-off-by: Christoph Müllner --- gcc/config/riscv/riscv-cores.def | 12 +++++------- 1 file changed, 5 insertions(+), 7 deletions(-) diff --git a/gcc/config/riscv/riscv-cores.def b/gcc/config/riscv/riscv-cores.def index ecb5e213d98..60bcadbb034 100644 --- a/gcc/config/riscv/riscv-cores.def +++ b/gcc/config/riscv/riscv-cores.def @@ -21,15 +21,13 @@ Before using #include to read this file, define a macro: - RISCV_CORE(CORE_NAME, ARCH, MICRO_ARCH, TUNE_INFO) + RISCV_CORE(CORE_NAME, ARCH, TUNE_INFO) The CORE_NAME is the name of the core, represented as a string. - The ARCH is the default arch of the core, represented as a string, - can be NULL if no default arch. - The MICRO_ARCH is the name of the core for which scheduling decisions - will be made, represented as an identifier. - The TUNE_INFO is the detail cost model for this core, represented as an - identifier, reference to riscv-tunes.def. */ + The ARCH is a string describing the supported RISC-V ISA (e.g. "rv32i" + or "rv64gc_zifencei"). + The TUNE_INFO is a string that references the detail tuning information + for this core (refer to riscv_tune_info_table for possible values). */ RISCV_CORE("sifive-e20", "rv32imc", "rocket") RISCV_CORE("sifive-e21", "rv32imac", "rocket")