[1/1] RISC-V: Add support for zama16b extension.
Checks
| Context |
Check |
Description |
| linaro-tcwg-bot/tcwg_binutils_build--master-aarch64 |
success
|
Build passed
|
| linaro-tcwg-bot/tcwg_binutils_check--master-aarch64 |
success
|
Test passed
|
| linaro-tcwg-bot/tcwg_binutils_build--master-arm |
success
|
Build passed
|
| linaro-tcwg-bot/tcwg_binutils_check--master-arm |
success
|
Test passed
|
Commit Message
This patch adds minimal support for the RISC-V Zama16b extension, version 1.0[1].
[1] https://github.com/riscv/riscv-isa-manual/blob/main/src/unpriv/zama.adoc
bfd/ChangeLog:
* elfxx-riscv.c: Add zama16b extension.
gas/ChangeLog:
* NEWS: Add zama16b extension.
* testsuite/gas/riscv/march-help.l: Ditto.
---
bfd/elfxx-riscv.c | 1 +
gas/NEWS | 2 ++
gas/testsuite/gas/riscv/march-help.l | 1 +
3 files changed, 4 insertions(+)
@@ -1483,6 +1483,7 @@ static const struct riscv_supported_ext riscv_supported_std_z_ext[] =
{"zaamo", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 },
{"zabha", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 },
{"zacas", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 },
+ {"zama16b", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 },
{"zalasr", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 },
{"zalrsc", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 },
{"zawrs", ISA_SPEC_CLASS_DRAFT, 1, 0, 0 },
@@ -11,6 +11,8 @@
* Add support for RISC-V vendor extensions:
SpacemiT: xsmtvdot v1.0, xsmtvdotii v1.0.
+* Add support for RISC-V zama16b extension with version 1.0.
+
Changes in 2.46:
* Add support for AMD Zen6 processor.
@@ -37,6 +37,7 @@ All available -march extensions for RISC-V:
zacas 1.0
zalasr 1.0
zalrsc 1.0
+ zama16b 1.0
zawrs 1.0
zfbfmin 1.0
zfa 1.0