x86: Remove the secondary encoding for ctest.

Message ID 20240619041248.3161108-1-lili.cui@intel.com
State New
Headers
Series x86: Remove the secondary encoding for ctest. |

Checks

Context Check Description
linaro-tcwg-bot/tcwg_binutils_build--master-arm success Build passed
linaro-tcwg-bot/tcwg_binutils_build--master-aarch64 success Build passed
linaro-tcwg-bot/tcwg_binutils_check--master-aarch64 success Test passed
linaro-tcwg-bot/tcwg_binutils_check--master-arm warning Patch is already merged

Commit Message

Cui, Lili June 19, 2024, 4:12 a.m. UTC
  There are two encodings for each opcode F6/F7 in ctest, but the second one
is never used, so remove it to reduce the size of opcode_tbl.h.

opcodes/ChangeLog:

        * i386-opc.tbl: Removed the secondary insn template for ctest.
---
 opcodes/i386-opc.tbl | 1 -
 1 file changed, 1 deletion(-)
  

Comments

Jan Beulich June 19, 2024, 6:58 a.m. UTC | #1
On 19.06.2024 06:12, Cui, Lili wrote:
> There are two encodings for each opcode F6/F7 in ctest, but the second one
> is never used, so remove it to reduce the size of opcode_tbl.h.
> 
> opcodes/ChangeLog:
> 
>         * i386-opc.tbl: Removed the secondary insn template for ctest.
> ---
>  opcodes/i386-opc.tbl | 1 -
>  1 file changed, 1 deletion(-)
> 
> diff --git a/opcodes/i386-opc.tbl b/opcodes/i386-opc.tbl
> index e365f063142..1d199356a86 100644
> --- a/opcodes/i386-opc.tbl
> +++ b/opcodes/i386-opc.tbl
> @@ -361,7 +361,6 @@ test, 0xf60a/0, 0, W|Modrm|EVexMap4|Scc|No_sSuf, { Imm8|Imm16|Imm32|Imm32S, Reg8
>  
>  ctest<scc>, 0x840<scc:opc>, APX_F, D|W|C|CheckOperandSize|Modrm|EVexMap4|Scc|No_sSuf, { Reg8|Reg16|Reg32|Reg64, Reg8|Reg16|Reg32|Reg64|Unspecified|BaseIndex }
>  ctest<scc>, 0xf60<scc:opc>/0, APX_F, W|Modrm|EVexMap4|Scc|No_sSuf, { Imm8|Imm16|Imm32|Imm32S, Reg8|Reg16|Reg32|Reg64|Unspecified|BaseIndex }
> -ctest<scc>, 0xf60<scc:opc>/1, APX_F, W|Modrm|EVexMap4|Scc|No_sSuf, { Imm8|Imm16|Imm32|Imm32S, Reg8|Reg16|Reg32|Reg64|Unspecified|BaseIndex }

Okay, and thanks for the quick turnaround.

Jan
  

Patch

diff --git a/opcodes/i386-opc.tbl b/opcodes/i386-opc.tbl
index e365f063142..1d199356a86 100644
--- a/opcodes/i386-opc.tbl
+++ b/opcodes/i386-opc.tbl
@@ -361,7 +361,6 @@  test, 0xf60a/0, 0, W|Modrm|EVexMap4|Scc|No_sSuf, { Imm8|Imm16|Imm32|Imm32S, Reg8
 
 ctest<scc>, 0x840<scc:opc>, APX_F, D|W|C|CheckOperandSize|Modrm|EVexMap4|Scc|No_sSuf, { Reg8|Reg16|Reg32|Reg64, Reg8|Reg16|Reg32|Reg64|Unspecified|BaseIndex }
 ctest<scc>, 0xf60<scc:opc>/0, APX_F, W|Modrm|EVexMap4|Scc|No_sSuf, { Imm8|Imm16|Imm32|Imm32S, Reg8|Reg16|Reg32|Reg64|Unspecified|BaseIndex }
-ctest<scc>, 0xf60<scc:opc>/1, APX_F, W|Modrm|EVexMap4|Scc|No_sSuf, { Imm8|Imm16|Imm32|Imm32S, Reg8|Reg16|Reg32|Reg64|Unspecified|BaseIndex }
 
 <scc>