From patchwork Mon Jun 3 15:15:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Richard Earnshaw X-Patchwork-Id: 91422 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 667343948A60 for ; Mon, 3 Jun 2024 15:17:29 +0000 (GMT) X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from EUR04-VI1-obe.outbound.protection.outlook.com (mail-vi1eur04on20611.outbound.protection.outlook.com [IPv6:2a01:111:f403:2611::611]) by sourceware.org (Postfix) with ESMTPS id 69E893882674 for ; Mon, 3 Jun 2024 15:15:28 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 69E893882674 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 69E893882674 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f403:2611::611 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1717427736; cv=pass; b=I4/GLVmPTPOn7VWo7jY5sVxM1LdCbPtaDWSBERRuM0VWO4d3Cq2bQGcpvgVsc1FbdhZl79oski6tAJcAnvYy4mWhLjrKxJ2KnkQqN5qxnlAuzQHr9jyEqroA6Hlyk2LNjhstu+kyjqUVSCXLRVcQuqHWSG7R4BRh8nFRDOrhDC4= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1717427736; c=relaxed/simple; bh=nLJdAuLFF5LEVxgsnJcED7xpz9eGQPDO9LahUsdfUS4=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=Geart4G2HwhCBM6VhQfiP4nvizMSFfXwW35KG6BvmHWOcwHDMPrql4UR1kanBji77HJTSFeHkksr3iyObVPqKI2wTmYu3AoY1szURefutcRyPdg9lhfkcLq+xWNLGdOy3cp0yGkNQllYA1JfFpoLkSSM9UvztX90kiFFO5b6tBg= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=JjGiFJF1zl1w2k9bbnndTnV4jvqnS7xo2/wIk9Z9wMcWO5LKYVSPX3mevrohAIuMimqiSRFl2z/K6jwbqpiSoD15O6ZmrR5Op22wuE4P/WZLUuEH6BEFSsRfSUsXAXCo54IRuDLlrumS8RD7Tkze87+Ku2phGribZShxtlVZmRvq7oASToXk28qYRn++z0RBOBFGEaoG6kGUDG4LSj4WePQXpshSXyx096GuFQVT2vvmPV6ze4LG6yqGqyu85K7qd2QDDW7gM/aWDL1LxrRMRWx7rNTP2VX2gJG5UEOq0rWkmAWhFbZj5LFRBgM9G1xjRAuFRiTsL+WBgqZ6GCM8GA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sc+NeTDdA1TUtZ+e4yHlrklKpdyd1WbeHCuKcRqbqOw=; b=OtmEr3xH2lUmn9bxUgVBtcMumlWi+Nc8B5VoYlmLlHZHyozUpxhH3pLo9d4s8TKmvIZBOa0jZEhgKrMv8X/GRdCbPwe4WsQ2eHj9oUgLz9vfAWvFIrKhsCVThKme/SH7fyJdZVrnLnVA7GZ/97TFlXTx2EcPkGFyv7kpW8HKPwr4yB89TzkjZs9zTyf50UlE5qA5CoYAjNSS677mHonv9uPkflTqNMOgbOZTwiGzuHzaKNlVstBMEyPEOkITlttejulj2qMK2sPS9Jltz4+KMggWHtbvDjPkoOlQYo5zPHvgbFk2UB6Cixi+Nu3SZo2F0ujd2z+Zv6BoBpcqUV+Y6w== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sc+NeTDdA1TUtZ+e4yHlrklKpdyd1WbeHCuKcRqbqOw=; b=UwUOpkfznaH29kzpCeBY3q2aCtPCXevntcr25amdH9aJfthh9/59xL7tl+HH1hDIrPXz4Q7D0LgmajFWlHfWe8++fIpxfkAOBuHji59k6e2yQ33xggQkh6vb5pdQwGIhIgYfE+ywv9I/v5ozr+w21yba3X1tqLscQqr4beVgHJg= Received: from DUZPR01CA0132.eurprd01.prod.exchangelabs.com (2603:10a6:10:4bc::22) by DB9PR08MB6700.eurprd08.prod.outlook.com (2603:10a6:10:2a3::9) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7633.24; Mon, 3 Jun 2024 15:15:25 +0000 Received: from DB1PEPF00039233.eurprd03.prod.outlook.com (2603:10a6:10:4bc:cafe::c5) by DUZPR01CA0132.outlook.office365.com (2603:10a6:10:4bc::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7633.28 via Frontend Transport; Mon, 3 Jun 2024 15:15:25 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DB1PEPF00039233.mail.protection.outlook.com (10.167.8.106) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.7633.15 via Frontend Transport; Mon, 3 Jun 2024 15:15:25 +0000 Received: ("Tessian outbound b0296153e0a5:v327"); Mon, 03 Jun 2024 15:15:25 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 434b76e50670767a X-CR-MTA-TID: 64aa7808 Received: from 43de3ae2d766.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 22D3B66F-88C9-480D-8A96-36752956B321.1; Mon, 03 Jun 2024 15:15:18 +0000 Received: from EUR05-AM6-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 43de3ae2d766.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Mon, 03 Jun 2024 15:15:18 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=XvJMH5mdD1U3D8okfPK63hGg+Fjtr3C8L8A0AzmCw9i78g1BxVbTobJ5GdiVBFzGYYg/vqUKwtHkReGW+k4j8TjhLVcLSxDACWbpA8+9UXm4a1qjRMTCHlPMKO7cj/oHZZHClqQ0c03yPendaOtirP+eaN9Jv3cSVtubqEE6trXTDv/rViYfagqqXvQfG6v6v5AONM2E93mI0/5kXC1yvWqxbp5sAjv6RrrSTr1v9KsGYBLz55Lf440MaNYmNrTLscglO7NVYNZ+40HcGuY+kbjjNQdHfXV3dk8KXMWtBfkPMsLLHVBKFRDkJ0b6gwKFiZJSnq90fgSW0ODx+ryEGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=sc+NeTDdA1TUtZ+e4yHlrklKpdyd1WbeHCuKcRqbqOw=; b=CLc/qgoJ2PejUi37YFa4jjQBPgX0CpHM2FeyV41RLBwj7Zavim793xT6Hn8Iuxp6tuUnsZ3iUi3X0hra5rkvu8e0Fivo0ZtJtLEovATPSmCExLMCboZ86GOLuh/hEZheOpJ5UPFfB3pNt/e5tx6DOI5aVU2jFewSn05gVQ9hYQ2wEKFwAl1mQ8cGc3CptH01ocXbimOAh/aLbWUk42eGQt1kY2Mn5CcdMy+AT9KDIAqiZxYSb6l4/BgWqtIolDZhrI5PzeDg6hp9K1lM+8D3DF5bj38Mj/iYn+MNwkybwGMOZT9/3NRVWQMJoE2xKJfHjgnxHdiBg/ETAEpzBsfywA== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=sc+NeTDdA1TUtZ+e4yHlrklKpdyd1WbeHCuKcRqbqOw=; b=UwUOpkfznaH29kzpCeBY3q2aCtPCXevntcr25amdH9aJfthh9/59xL7tl+HH1hDIrPXz4Q7D0LgmajFWlHfWe8++fIpxfkAOBuHji59k6e2yQ33xggQkh6vb5pdQwGIhIgYfE+ywv9I/v5ozr+w21yba3X1tqLscQqr4beVgHJg= Received: from DU2PR04CA0074.eurprd04.prod.outlook.com (2603:10a6:10:232::19) by AS8PR08MB6408.eurprd08.prod.outlook.com (2603:10a6:20b:33a::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7633.27; Mon, 3 Jun 2024 15:15:16 +0000 Received: from DU2PEPF00028D0D.eurprd03.prod.outlook.com (2603:10a6:10:232:cafe::46) by DU2PR04CA0074.outlook.office365.com (2603:10a6:10:232::19) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7633.29 via Frontend Transport; Mon, 3 Jun 2024 15:15:16 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DU2PEPF00028D0D.mail.protection.outlook.com (10.167.242.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7633.15 via Frontend Transport; Mon, 3 Jun 2024 15:15:16 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX04.Arm.com (10.251.24.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Mon, 3 Jun 2024 15:15:15 +0000 Received: from e120077-lin.cambridge.arm.com (10.2.78.57) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Mon, 3 Jun 2024 15:15:15 +0000 From: Richard Earnshaw To: CC: , Richard Earnshaw Subject: [PATCH 09/11] arm: remove disassembly support for the FPA co-processor Date: Mon, 3 Jun 2024 16:15:04 +0100 Message-ID: <20240603151506.27126-10-rearnsha@arm.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240603151506.27126-1-rearnsha@arm.com> References: <20240603151506.27126-1-rearnsha@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DU2PEPF00028D0D:EE_|AS8PR08MB6408:EE_|DB1PEPF00039233:EE_|DB9PR08MB6700:EE_ X-MS-Office365-Filtering-Correlation-Id: dcd8f3fa-d70e-4e66-d977-08dc83dffec2 X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230031|1800799015|376005|36860700004|82310400017; X-Microsoft-Antispam-Message-Info-Original: +zeWPKdl+QwKqiaHuhV2+moH0hlzUbrk75mKzfvDz0Q8UjOoSS1aZFUridFyLcEJqCHaqAflDlJIXUKukpmhi8VwDkDFGaClB5IL8LSBrER9hvLZY4byWGq9fmULvxJIwmDOAW3qNR8571dTbNhssAHxEVzB/MtlMhlFrF+6VI9KajlZBS3Mlh6wQKn3e3huhUMwAdlLV7VH111Fs+dDpIGtzSAH4zdmE02dhHkyIu5daDzp7kECxNMQetTkdqlS3WIZkhu1mKbR2tyJt4numACS3ich+vmLTs/y0DGbyceHVfFN+q5Tq0+r/cEBykwKGxS8PXJa6uAj7vQRUNBVNAvOS5aIvxYM/iaarLQRnNPEQmZDQJcYNe+cmQoRdbXUSooE3bZUy0ldNzyjjbsjzdmXDaURrOsiTrfmUIRkdQjadcNMs2QrlbIMHpgxs/Hzakht/iBzYMA1wi0Cez9T7oYB/xn61cCinP7bQdIEKr49jmLsNU+0A5Icx0MIpwXT7Qarxx0FlHQEoYOJvzfU8s9NlY8F/NV5nLHp5OfUrToUBF/ZBkOTt6rIWQbMSbRJQpj6P+Qaf8oQLEwc4oUESmR2tPjv/5dlgZKDWmeY3ehZbh7f3Ie7HUn7ExWc+RGv16+pBhrSWHRbTjGe/c7b9N/DS7oBkbhS77M819URPC3dUXbL/fVK6Tr+P9otmIEzW4fWgsNHX1nnPrrDQ561Kqj7myRIJhP8FvvLrwnCM915lSX1Jb0nnR1COrQXqZqhKE5zej4/2TVo85S1ZTSEJ/eVl3IcPlzZeDyBfTQcOZ7CmpEVuEQN75F/uJlIzEjGbPilUHz++Dhg7ZySXQiOSPQRMiteo1AP9y/r/TW2rRIGao/WjD/aUYF25TXsDyVvDCVAHlkPHqzvqXYD/Xq8PE7Qi+p1ceMFnjnDSXE7YPwJE+f1BT73aatCiVPEp6c/AvONWUPVsTIYx6JHS4oimSRuoB5dm8Mq1ryrPiswUbuG7+ErdJdhZ/CT1dK/pCzvoKfqaeyqdBrw8P+Cd3PtpStKZkmpBu2rtyrkmCjReYmYydwMFCz9AMUwoiS4HSuq0l+JRi5Oqr/10dx+RfFhC4fCY5k3xi1lw0DWFO/VHa5+EVjx6VRYM6dVEavUCBKDqdY5bilwqD29PKsC0OSHrATSHBWDKlDGk4qZFDMNRqGLA1r+RkYxHGy7FhRQi2Lbw49o3YOKF6u5CtSeol3Pp+Bdq+7Upj/MsmjXN6yjtVBEd6oiDu9lnrg0pFcDGnGnvMtIIa+hJNe4pvW3tqgjCWmKz9RXTyBK4IRernkCV5SE+QWh6ndA0WpCDAXdbT5QNdlVX1XYhdnrPpEmeTsF7X+o687NHDAR8kb7yCsfS+EJq/uW/OXFq/DplDoAbIMg X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(1800799015)(376005)(36860700004)(82310400017); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB6408 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DB1PEPF00039233.eurprd03.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 255384a4-4499-49ab-fab3-08dc83dff952 X-Microsoft-Antispam: BCL:0; ARA:13230031|1800799015|376005|35042699013|82310400017|36860700004; X-Microsoft-Antispam-Message-Info: =?utf-8?q?eibK78qeHbctvNaWBI1RoZSA/BGgaZM?= =?utf-8?q?TyLE8EeqOhfVSuSFptgCh8OF+Gv84NNdcOF34eWqFxOX3qxCfSCKap1UjyCZO4YgE?= =?utf-8?q?rUDAhqsLu+m5+9MnrFOt24VrlbEBqFmbyD04Iva0Xg0khyHN1VScCD2K3BTib/dBC?= =?utf-8?q?CMY3f6fw7okeR1SiNywtQLsX/c3IPKsQ7Hle2RxG6IzuJogiL5gBoIxWQauVB1PVh?= =?utf-8?q?fZK93cM6p/ZcBKQOSehgdYn1OWog32Fj45ZbphS0/s14IEUv0JbgcnCEe6tvswk2c?= =?utf-8?q?nHERlXaf2WHtVP3cSUnqO3mP9ULEjUT+kb3+plxjAglyBh44aAQpYjmDfPGvW73MD?= =?utf-8?q?CfEIklBhm0z2EHFKQPt820xSnBpqXalFvKqqnckk9pNmBZiAl7DkucjFEgJ5uo1UP?= =?utf-8?q?Lv24myv6aqchuSosAHam0weNfz8x8yICQKumxmBBrCK7fBGaW1rC1R3Nvhbg3sYmq?= =?utf-8?q?bpPF6ulyMqi+skni+5449ecJnUA3nssoP4YeZ/edj5XNU7I+NbtWr90vfJYCwWY4e?= =?utf-8?q?vtbDbjXKOzfbUxE2DEiJTuBFfoW/ZGZALKCJ0jXtV45MsBz2d6ooG/yxOcL/xAExo?= =?utf-8?q?4XhIpax7VXZWaTMUAoVlQ8UIIjKq/D5yYFpiLSbPN5+Pnl6XRxAQdpCyrN0TrfbAf?= =?utf-8?q?hZTgWh4x7AjLAnwdQ11BvDPlVrJn3LytJN5ONsb6XXT/itwTHv09VrPkBk31c9/fm?= =?utf-8?q?8hpweC4j6hp4qzgxIjhK40aCiQ0gu8zvMa+zJOORZLGpeH3hUYVQ3sM8RLjda4UP4?= =?utf-8?q?GzT3MBWVfkGIiK0iVmwiOuyihwRKQ8hD5qZjACbeF+GGVoEB+o6bEb+U4H9xr1jdP?= =?utf-8?q?6gfU7njhQCTsaDfQgCCJR073+MxjRMEJGrrux0bQonJ1oHTVecCkhSw4o4p7wi4Ig?= =?utf-8?q?Las/ojR895ZJEsiVlhL+SMLAqUJdc+2ZvSkLwso52JCx/dJ10RW2bF8WFInEdsxEs?= =?utf-8?q?G8FGhZn958n2bF6F5gEaUX+6i+yfH15pC/z9MeEOZg2I7j9tXX1XnT9DcAfYKZSAD?= =?utf-8?q?ksj6KoRC9AFQ6wkaB634yUhhptjJEMXVmh2G3WIytxF2SqS5EIz6sDL6Pt4Yxf2vO?= =?utf-8?q?BJb2a9dgVPALQbMhZTNZAXg52EtSiLwu8xNsic/0lNN6lr5EM/eSnn7LaJ7nIrK67?= =?utf-8?q?dHyLZJTpQMt0pDyTt20/67exZoRNsHpeQbpXDws45JmAhPN0DZKADb3n1vVL8KOS7?= =?utf-8?q?k5Tgpkp0g2j9CRISv9PO0scZ94jFxdBuNzgOwPGZVQy5I7FyOTI20qAqsqA4+yL6M?= =?utf-8?q?RP1bwGgM6WgR4qYDc8v6vtfQODNevVSGQbczYrM0DhIGQQuZTbs3BKQOMglmqZHy0?= =?utf-8?q?IlCzZaJWNc33?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(1800799015)(376005)(35042699013)(82310400017)(36860700004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 03 Jun 2024 15:15:25.4270 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: dcd8f3fa-d70e-4e66-d977-08dc83dffec2 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF00039233.eurprd03.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB9PR08MB6700 X-Spam-Status: No, score=-12.9 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces+patchwork=sourceware.org@sourceware.org Remove the FPA support from the disassembler. This entails a couple of testsuite fixes where we were (probably incorrectly) disassembling a generic co-processor instruction using the legacy FPA opcodes. --- .../gas/arm/copro-arm_v2plus-arm_v2.d | 6 +- .../arm/copro-thumb_v6t2plus-thumb_v6t2-1.d | 6 +- include/opcode/arm.h | 7 +- opcodes/arm-dis.c | 197 +----------------- 4 files changed, 10 insertions(+), 206 deletions(-) diff --git a/gas/testsuite/gas/arm/copro-arm_v2plus-arm_v2.d b/gas/testsuite/gas/arm/copro-arm_v2plus-arm_v2.d index 0d88359d325..9cc6a96c413 100644 --- a/gas/testsuite/gas/arm/copro-arm_v2plus-arm_v2.d +++ b/gas/testsuite/gas/arm/copro-arm_v2plus-arm_v2.d @@ -8,10 +8,10 @@ .*: +file format .*arm.* Disassembly of section .text: -0+000 <[^>]*> ee421103 dvfs f1, f2, f3 +0+000 <[^>]*> ee421103 cdp 1, 4, cr1, cr2, cr3, \{0\} 0+004 <[^>]*> 0e3414a5 cdpeq 4, 3, cr1, cr4, cr5, \{5\} 0+008 <[^>]*> ed939500 ldc 5, cr9, \[r3\] -0+00c <[^>]*> edd1e108 ldfp f6, \[r1, #32\] +0+00c <[^>]*> edd1e108 ldcl 1, cr14, \[r1, #32\] 0+010 <[^>]*> 4db200ff ldcmi 0, cr0, \[r2, #1020\]!.* 0+014 <[^>]*> 5cf31710 ldclpl 7, cr1, \[r3\], #64.* 0+018 <[^>]*> ed1f8001 ldc 0, cr8, \[pc, #-4\] @ .* @@ -19,7 +19,7 @@ Disassembly of section .text: 0+020 <[^>]*> edc0f302 stcl 3, cr15, \[r0, #8\] 0+024 <[^>]*> 0da2c419 stceq 4, cr12, \[r2, #100\]! @.* 0+028 <[^>]*> 3ca4860c stccc 6, cr8, \[r4\], #48.* -0+02c <[^>]*> ed0f7101 stfs f7, \[pc, #-4\] @ .* +0+02c <[^>]*> ed0f7101 stc 1, cr7, \[pc, #-4\] @ .* 0+030 <[^>]*> ee715212 mrc 2, 3, r5, cr1, cr2, \{0\} 0+034 <[^>]*> aeb1f4f2 mrcge 4, 5, APSR_nzcv, cr1, cr2, \{7\} 0+038 <[^>]*> ee215711 mcr 7, 1, r5, cr1, cr1, \{0\} diff --git a/gas/testsuite/gas/arm/copro-thumb_v6t2plus-thumb_v6t2-1.d b/gas/testsuite/gas/arm/copro-thumb_v6t2plus-thumb_v6t2-1.d index 243610fbf95..6e556335773 100644 --- a/gas/testsuite/gas/arm/copro-thumb_v6t2plus-thumb_v6t2-1.d +++ b/gas/testsuite/gas/arm/copro-thumb_v6t2plus-thumb_v6t2-1.d @@ -8,11 +8,11 @@ .*: +file format .*arm.* Disassembly of section .text: -0+000 <[^>]*> ee42 1103 dvfs f1, f2, f3 +0+000 <[^>]*> ee42 1103 cdp 1, 4, cr1, cr2, cr3, \{0\} 0+004 <[^>]*> [^ ]* it eq 0+006 <[^>]*> ee34 14a5 cdpeq 4, 3, cr1, cr4, cr5, \{5\} 0+00a <[^>]*> ed93 9500 ldc 5, cr9, \[r3\] -0+00e <[^>]*> edd1 e108 ldfp f6, \[r1, #32\] +0+00e <[^>]*> edd1 e108 ldcl 1, cr14, \[r1, #32\] 0+012 <[^>]*> [^ ]* ite mi 0+014 <[^>]*> edb2 00ff ldcmi 0, cr0, \[r2, #1020\]!.* 0+018 <[^>]*> ecf3 1710 ldclpl 7, cr1, \[r3\], #64.* @@ -23,7 +23,7 @@ Disassembly of section .text: 0+02a <[^>]*> eda2 c419 stceq 4, cr12, \[r2, #100\]! @.* 0+02e <[^>]*> [^ ]* it cc 0+030 <[^>]*> eca4 860c stccc 6, cr8, \[r4\], #48.* -0+034 <[^>]*> ed8f 7100 stfs f7, \[pc\] @ .* +0+034 <[^>]*> ed8f 7100 stc 1, cr7, \[pc\] @ .* 0+038 <[^>]*> ee71 5212 mrc 2, 3, r5, cr1, cr2, \{0\} 0+03c <[^>]*> [^ ]* it ge 0+03e <[^>]*> eeb1 f4f2 mrcge 4, 5, APSR_nzcv, cr1, cr2, \{7\} diff --git a/include/opcode/arm.h b/include/opcode/arm.h index ddc199ecbb8..a89c215faff 100644 --- a/include/opcode/arm.h +++ b/include/opcode/arm.h @@ -105,8 +105,8 @@ coprocessor version 2. */ #define FPU_ENDIAN_PURE 0x80000000 /* Pure-endian doubles. */ -#define FPU_FPA_EXT_V1 0x40000000 /* Base FPA instruction set. */ -#define FPU_FPA_EXT_V2 0x20000000 /* LFM/SFM. */ +/* unused 0x40000000 */ +/* unused 0x20000000 */ /* unused 0x10000000 */ #define FPU_VFP_EXT_V1xD 0x08000000 /* Base VFP instruction set. */ #define FPU_VFP_EXT_V1 0x04000000 /* Double-precision insns. */ @@ -244,7 +244,6 @@ | FPU_VFP_EXT_V3 \ | FPU_NEON_EXT_V1 \ | FPU_VFP_EXT_D32) -#define FPU_FPA (FPU_FPA_EXT_V1 | FPU_FPA_EXT_V2) /* Deprecated. */ #define FPU_ARCH_SOFTVFP ARM_FEATURE_COPROC (FPU_ENDIAN_PURE) @@ -404,7 +403,7 @@ #define ARM_ARCH_UNKNOWN ARM_FEATURE_ALL (-1, -1 & ~(ARM_EXT2_MVE | ARM_EXT2_MVE_FP), -1, -1) /* Machine type is unknown. */ #define ARM_ANY ARM_FEATURE_ALL (-1, -1 & ~(ARM_EXT2_MVE | ARM_EXT2_MVE_FP), -1, 0) /* Any basic core. */ #define FPU_ANY ARM_FEATURE_COPROC (-1 & ~(ARM_CEXT_XSCALE | ARM_CEXT_IWMMXT | ARM_CEXT_IWMMXT2)) /* Any FPU. */ -#define FPU_ANY_HARD ARM_FEATURE_COPROC (FPU_FPA | FPU_VFP_HARD) +#define FPU_ANY_HARD ARM_FEATURE_COPROC (FPU_VFP_HARD) /* Extensions containing some Thumb-2 instructions. If any is present, Thumb ISA is Thumb-2. */ #define ARM_ARCH_THUMB2 ARM_FEATURE_CORE (ARM_EXT_V6T2 | ARM_EXT_V7 \ diff --git a/opcodes/arm-dis.c b/opcodes/arm-dis.c index b63faddf6f9..480e4c21655 100644 --- a/opcodes/arm-dis.c +++ b/opcodes/arm-dis.c @@ -405,16 +405,11 @@ struct opcode16 %q print shifter argument %u print condition code (unconditional in ARM mode, UNPREDICTABLE if not AL in Thumb) - %A print address for ldc/stc/ldf/stf instruction + %A print address for ldc/stc instruction %B print vstm/vldm register list %C print vscclrm register list - %I print cirrus signed shift immediate: bits 0..3|4..6 %J print register for VLDR instruction %K print address for VLDR instruction - %F print the COUNT field of a LFM/SFM instruction. - %P print floating point precision in arithmetic insn - %Q print floating point precision in ldf/stf insn - %R print floating point rounding mode %c print as a condition code (for vsel) %r print as an ARM register @@ -424,8 +419,6 @@ struct opcode16 %k print immediate for VFPv3 conversion instruction %x print the bitfield in hex %X print the bitfield as 1 hex digit without leading "0x" - %f print a floating point constant if >7 else a - floating point register %w print as an iWMMXt width field - [bhwd]ss/us %g print as an iWMMXt 64-bit register %G print as an iWMMXt general purpose or control register @@ -707,94 +700,6 @@ static const struct sopcode32 coprocessor_opcodes[] = {ANY, ARM_FEATURE_CORE_LOW (0), SENTINEL_IWMMXT_END, 0, "" }, - /* Floating point coprocessor (FPA) instructions. */ - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e000100, 0x0ff08f10, "adf%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e100100, 0x0ff08f10, "muf%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e200100, 0x0ff08f10, "suf%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e300100, 0x0ff08f10, "rsf%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e400100, 0x0ff08f10, "dvf%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e500100, 0x0ff08f10, "rdf%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e600100, 0x0ff08f10, "pow%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e700100, 0x0ff08f10, "rpw%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e800100, 0x0ff08f10, "rmf%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e900100, 0x0ff08f10, "fml%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ea00100, 0x0ff08f10, "fdv%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0eb00100, 0x0ff08f10, "frd%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ec00100, 0x0ff08f10, "pol%c%P%R\t%12-14f, %16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e008100, 0x0ff08f10, "mvf%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e108100, 0x0ff08f10, "mnf%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e208100, 0x0ff08f10, "abs%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e308100, 0x0ff08f10, "rnd%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e408100, 0x0ff08f10, "sqt%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e508100, 0x0ff08f10, "log%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e608100, 0x0ff08f10, "lgn%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e708100, 0x0ff08f10, "exp%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e808100, 0x0ff08f10, "sin%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e908100, 0x0ff08f10, "cos%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ea08100, 0x0ff08f10, "tan%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0eb08100, 0x0ff08f10, "asn%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ec08100, 0x0ff08f10, "acs%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ed08100, 0x0ff08f10, "atn%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ee08100, 0x0ff08f10, "urd%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ef08100, 0x0ff08f10, "nrm%c%P%R\t%12-14f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e000110, 0x0ff00f1f, "flt%c%P%R\t%16-18f, %12-15r"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e100110, 0x0fff0f98, "fix%c%R\t%12-15r, %0-2f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e200110, 0x0fff0fff, "wfs%c\t%12-15r"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e300110, 0x0fff0fff, "rfs%c\t%12-15r"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e400110, 0x0fff0fff, "wfc%c\t%12-15r"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e500110, 0x0fff0fff, "rfc%c\t%12-15r"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0e90f110, 0x0ff8fff0, "cmf%c\t%16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0eb0f110, 0x0ff8fff0, "cnf%c\t%16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ed0f110, 0x0ff8fff0, "cmfe%c\t%16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0ef0f110, 0x0ff8fff0, "cnfe%c\t%16-18f, %0-3f"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0c000100, 0x0e100f00, "stf%c%Q\t%12-14f, %A"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V1), - 0x0c100100, 0x0e100f00, "ldf%c%Q\t%12-14f, %A"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V2), - 0x0c000200, 0x0e100f00, "sfm%c\t%12-14f, %F, %A"}, - {ANY, ARM_FEATURE_COPROC (FPU_FPA_EXT_V2), - 0x0c100200, 0x0e100f00, "lfm%c\t%12-14f, %F, %A"}, - /* Armv8.1-M Mainline instructions. */ {T32, ARM_FEATURE_CORE_HIGH (ARM_EXT2_V8_1M_MAIN), 0xec9f0b00, 0xffbf0f01, "vscclrm%c\t%C"}, @@ -5011,9 +4916,6 @@ static const char *const arm_conditional[] = {"eq", "ne", "cs", "cc", "mi", "pl", "vs", "vc", "hi", "ls", "ge", "lt", "gt", "le", "al", "", ""}; -static const char *const arm_fp_const[] = -{"0.0", "1.0", "2.0", "3.0", "4.0", "5.0", "0.5", "10.0"}; - static const char *const arm_shift[] = {"lsl", "lsr", "asr", "ror"}; @@ -8299,25 +8201,6 @@ print_insn_coprocessor_1 (const struct sopcode32 *opcodes, arm_conditional[cond]); break; - case 'I': - /* Print a Cirrus/DSP shift immediate. */ - /* Immediates are 7bit signed ints with bits 0..3 in - bits 0..3 of opcode and bits 4..6 in bits 5..7 - of opcode. */ - { - int imm; - - imm = (given & 0xf) | ((given & 0xe0) >> 1); - - /* Is ``imm'' a negative number? */ - if (imm & 0x40) - imm -= 0x80; - - func (stream, dis_style_immediate, "%d", imm); - } - - break; - case 'J': { unsigned long regno @@ -8351,76 +8234,6 @@ print_insn_coprocessor_1 (const struct sopcode32 *opcodes, } break; - case 'F': - switch (given & 0x00408000) - { - case 0: - func (stream, dis_style_immediate, "4"); - break; - case 0x8000: - func (stream, dis_style_immediate, "1"); - break; - case 0x00400000: - func (stream, dis_style_immediate, "2"); - break; - default: - func (stream, dis_style_immediate, "3"); - } - break; - - case 'P': - switch (given & 0x00080080) - { - case 0: - func (stream, dis_style_mnemonic, "s"); - break; - case 0x80: - func (stream, dis_style_mnemonic, "d"); - break; - case 0x00080000: - func (stream, dis_style_mnemonic, "e"); - break; - default: - func (stream, dis_style_text, _("")); - break; - } - break; - - case 'Q': - switch (given & 0x00408000) - { - case 0: - func (stream, dis_style_mnemonic, "s"); - break; - case 0x8000: - func (stream, dis_style_mnemonic, "d"); - break; - case 0x00400000: - func (stream, dis_style_mnemonic, "e"); - break; - default: - func (stream, dis_style_mnemonic, "p"); - break; - } - break; - - case 'R': - switch (given & 0x60) - { - case 0: - break; - case 0x20: - func (stream, dis_style_mnemonic, "p"); - break; - case 0x40: - func (stream, dis_style_mnemonic, "m"); - break; - default: - func (stream, dis_style_mnemonic, "z"); - break; - } - break; - case '0': case '1': case '2': case '3': case '4': case '5': case '6': case '7': case '8': case '9': { @@ -8517,14 +8330,6 @@ print_insn_coprocessor_1 (const struct sopcode32 *opcodes, } break; - case 'f': - if (value > 7) - func (stream, dis_style_immediate, "#%s", - arm_fp_const[value & 7]); - else - func (stream, dis_style_register, "f%ld", value); - break; - case 'w': if (width == 2) func (stream, dis_style_mnemonic, "%s",