From patchwork Thu May 23 13:50:19 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Saurabh Jha X-Patchwork-Id: 90737 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id A332A3858CD1 for ; Thu, 23 May 2024 13:51:54 +0000 (GMT) X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from EUR01-HE1-obe.outbound.protection.outlook.com (mail-he1eur01on060a.outbound.protection.outlook.com [IPv6:2a01:111:f400:fe1e::60a]) by sourceware.org (Postfix) with ESMTPS id ACA49384C2C4 for ; Thu, 23 May 2024 13:50:56 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org ACA49384C2C4 Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=e130340.arm.com Authentication-Results: sourceware.org; spf=none smtp.mailfrom=e130340.arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org ACA49384C2C4 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=2a01:111:f400:fe1e::60a ARC-Seal: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1716472263; cv=pass; b=IxcC+azJDBJSefLHUJF6yXM/NHgXLl62l+jGG0sKvTKi4xUDJZFp+QrEqMOt89OAgbEV+A5JKBsUSlQoZHoOOobHLxVxSR+SKpxqr1AMy4LTa3EXYqljX8pcLrRzrqvxi0Va3oEoDko2WlUPoP7Fb3+OXynbU+S+MmWZxE6/oA4= ARC-Message-Signature: i=2; a=rsa-sha256; d=sourceware.org; s=key; t=1716472263; c=relaxed/simple; bh=pYL4HZxrEz5IVEUW/CBeXe/1aRLjvBuDzGiw6lrf2Nw=; h=DKIM-Signature:From:To:Subject:Date:Message-ID:MIME-Version; b=FmlEwG+Z6xi87qvUidMsxuNYjVbA/iQqA5v4L71It6EoONEiPubXbYEqmxMQc4fofs+GAUuqS2ah/LOrnewHOt6139mJXYfCVzk6EF2vI3FVA3Y0/EnR3EK2LcDhwHxS6egcr6rlI8OuIY6Ngv/oOSUDObWXONgx8cxGSXKS5po= ARC-Authentication-Results: i=2; server2.sourceware.org ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=PN03Z4MY553RvcKJxT+WWMFRv7s8s4wA/D/Tc+e6SPjT3pLnZX2U2MEK2c9qZhnlGOlUABXbf9Q3W+8/EC1qXo99dvsdZk44/zkJnt5hMsW/tOVJPBqRDoi56p/wQYtdNIbyWKyZN38IBwtbHXcrBw+ytQH62BM5KiwQKwYjrEGASS9JveKSLq/OpBR4zsBDX8PXXJVqmqTz1TCnpKmIFuUEw8KsoGmF5naLV6a4nlu5zTYFz5Tnb4sl99sNbN1ufIBIYKNI0KUj0xqL4zyhbKdPGx+R5tjCsrcJaMhBhLW05lYJXu4r3lqqpZAWFkzdaFYEounsx6veNx2CQ9dIew== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=pOeo7GUEkfDYjo4vVInUbaX46krtaQRVuv3pb7ElaZQ=; b=VTjayMOg8oh+OI+XiFxt9fxcZPxlK5VK9YZo96taYQJ1j2zMdsl5hoRImaf8ciAw156n68rAFbA2unnGva7NCkQtyc1SUxkOd7gN5SqmvD9QUWKe6M8rxtFeU6WZ/tqO/nr2sxj9KTYwjwx2H2u7Jpgn6PqI9ubX8KH51Xxj61DzT6NHmNlBYQSWxRMMnG/1wTPXR4kI32kH2dEERgny/P2P9opaQpoPzQW/Z5ZTy3DZlSoawnxO3y2AfIasx7dksDeqvL69Qfvoj69oh6JtFp49jEPFQhWRcVRENviA3qkS/1N10mDK1Os7RyFIup7nDfcvuzxn4wUQS4nc46p3kw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=none (sender ip is 40.67.248.234) smtp.rcpttodomain=sourceware.org smtp.mailfrom=e130340.arm.com; dmarc=fail (p=none sp=none pct=100) action=none header.from=e130340.arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=pOeo7GUEkfDYjo4vVInUbaX46krtaQRVuv3pb7ElaZQ=; b=nhe1mTxjbKmum/PVa5SbdGJcaJ+oQmwi4lNwLzyzysnz8zEcOzHCxthFz4PKkNCGzBBumAJLPbRX+R23Xx+I7WSRotoItCoMf2D9HqYsBOngFFCH2AiIw9jt605iz1tVX5jWY6ORbLjqYJDi4TyTWrXJhO9I6TKxKTxCDzdBBkc= Received: from AS9PR05CA0224.eurprd05.prod.outlook.com (2603:10a6:20b:494::26) by AS2PR08MB8648.eurprd08.prod.outlook.com (2603:10a6:20b:55f::13) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7587.36; Thu, 23 May 2024 13:50:53 +0000 Received: from AMS0EPF00000196.eurprd05.prod.outlook.com (2603:10a6:20b:494:cafe::72) by AS9PR05CA0224.outlook.office365.com (2603:10a6:20b:494::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7611.22 via Frontend Transport; Thu, 23 May 2024 13:50:53 +0000 X-MS-Exchange-Authentication-Results: spf=none (sender IP is 40.67.248.234) smtp.mailfrom=e130340.arm.com; dkim=none (message not signed) header.d=none;dmarc=fail action=none header.from=e130340.arm.com; Received-SPF: None (protection.outlook.com: e130340.arm.com does not designate permitted sender hosts) Received: from nebula.arm.com (40.67.248.234) by AMS0EPF00000196.mail.protection.outlook.com (10.167.16.217) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7611.14 via Frontend Transport; Thu, 23 May 2024 13:50:53 +0000 Received: from AZ-NEU-EX03.Arm.com (10.251.24.31) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Thu, 23 May 2024 13:50:52 +0000 Received: from e130340.cambridge.arm.com (10.2.80.47) by mail.arm.com (10.251.24.31) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Thu, 23 May 2024 13:50:52 +0000 From: Saurabh Jha To: CC: , Saurabh Jha Subject: [PATCH v6 4/4] gas, aarch64: Add SVE2 lut extension generated files Date: Thu, 23 May 2024 14:50:19 +0100 Message-ID: <20240523135020.2492458-4-saujha01@e130340.arm.com> X-Mailer: git-send-email 2.43.2 In-Reply-To: <20240523135020.2492458-1-saujha01@e130340.arm.com> References: <20240523135020.2492458-1-saujha01@e130340.arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: AMS0EPF00000196:EE_|AS2PR08MB8648:EE_ X-MS-Office365-Filtering-Correlation-Id: 7c78de2d-f25e-449d-8d31-08dc7b2f5ced NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; ARA:13230031|82310400017|61400799018|376005|36860700004; X-Microsoft-Antispam-Message-Info: =?utf-8?q?y85zdcxqifG1QLr8sgTZejPdRcFpwXu?= =?utf-8?q?M+Azs+juUuSzWIuZIdpkOyuJpefr95pVNcz+Exg6EJyWxbbPndKFLlEEUhW9v66Mf?= =?utf-8?q?tyQJjArZR2Cagz5kuDXlas7UkJClr/VSasa1wWWPQSltfzqGU7Ekes0pjWgM14Mj7?= =?utf-8?q?UlxOl/TnoWWCcOqYIRFrfAnxDIPCmzqsl2Hh663kNGRqhIt2YtuET5L5iHD2Rgj66?= =?utf-8?q?o+0cdJ5xCZ9akh5bwHkZFfxaIcAfCROPO+/ILfgT1djqLdefaX7Z+t4gXZKHrI3M6?= =?utf-8?q?UlARJSvCPOpWLSDgKCDqgsB81C6BF2JROMLzkqakhNBQPS6tre7Z7DzheUbKunVLW?= =?utf-8?q?g79bf7ccu3NSij3RIIGTwJETMlJx1BEytItuPSbpmSQWFr07R5UECSQjHgOTL8dkz?= =?utf-8?q?iQUufMCvrdky3g/YarOXG0RdgxbqwR1hDoAECTLPvdgLr3YGO25verA8nkgtbQ5KZ?= =?utf-8?q?9yI8XzJ76aENRpVKA5tKbdSk+4G+jBTLKSp6Q3flS7qNA5QvWHVlzC0wQbZIB0Mhz?= =?utf-8?q?+vNaeimUQeYezhhyBMuNJZUjYfvUiZAI05v4XZ/cirpo1Th2rW1J2P72f8YS3U7Dm?= =?utf-8?q?yPRTYaeXBJVG3M1Vda+GHKwkDwrkb0NQVfaIkjzC34vv0PGcTF2+Hr1tvDXEjqCja?= =?utf-8?q?W7whj96nMzY2k4fg5yD033ltUIGFNOtZXkY92Z1ue8A/BOXHhu6b+vvzDGSiGlGwz?= =?utf-8?q?T0KbcuXkhPPmnVoc6j5h9rhHQP+J6OAvw1KBBm016CQ8vu0OeGD13H/tMOEZxu9gm?= =?utf-8?q?4dn0i7+/4bNr0fPXTxx5vj4fkZwG+LNBV5DKcnxleWoagAdE4prnAyEH0uqt9logo?= =?utf-8?q?1NBoyjrL7KBC/tY/koWiu7u23ERiQdDDQRDCwVWwliBbNFynEEU1g9AlF4G2jhGhX?= =?utf-8?q?ViD1yWybQ+21gTp4iNof27XDkk0L2Mb97wJYbOIAwlrio1qulo/4bFCHPFYWKzbTE?= =?utf-8?q?iqJDNIcyhknTvf2Zx4STJpPiZtpFNRPxQTtGvzMjYVlVFCT6xnp1dx/lfp1OwPliB?= =?utf-8?q?djt2kJnccFXXwjuq7w+iDBcBu/H/jD4CcaicDyUEIRWDPJj9IoiK2eWCZ+wdeCHXO?= =?utf-8?q?Kn9pFZ28EPTRaZA4Or9Dnt4ZBN0NQja8wVaav27ONr5Nr4QnNB5FQXMlxZsxfYSZU?= =?utf-8?q?lLsdbTF9SD2YMUYhlfWdaapk78ewfP9CFF/AtpaE0N9itxB9BUpwOfNeg3FIcbwTb?= =?utf-8?q?AD7nmo9cH0vVgQxssDgAzIsWC7WxBy9ZEKr56pHUgTB7kJ7Ew8fxr3rbez3Re7ZD6?= =?utf-8?q?cYzDvaCgZVaU25g+NTWBlnXFmQLIddjTQZf5rm73rc5dH6jeidSbtkcWKVoLoqau0?= =?utf-8?q?mrZVuf0d+bi6?= X-Forefront-Antispam-Report: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(82310400017)(61400799018)(376005)(36860700004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 23 May 2024 13:50:53.2050 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 7c78de2d-f25e-449d-8d31-08dc7b2f5ced X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[40.67.248.234]; Helo=[nebula.arm.com] X-MS-Exchange-CrossTenant-AuthSource: AMS0EPF00000196.eurprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS2PR08MB8648 X-Spam-Status: No, score=-11.3 required=5.0 tests=BAYES_00, DKIM_ADSP_NXDOMAIN, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_LOTSOFHASH, NO_DNS_FOR_FROM, SPF_HELO_PASS, SPF_NONE, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces+patchwork=sourceware.org@sourceware.org Adds generated files for the previous patch in the series. No other changes. --- opcodes/aarch64-asm-2.c | 116 +++++++++++------------ opcodes/aarch64-dis-2.c | 197 ++++++++++++++++++++++++++-------------- opcodes/aarch64-opc-2.c | 3 + 3 files changed, 191 insertions(+), 125 deletions(-) diff --git a/opcodes/aarch64-asm-2.c b/opcodes/aarch64-asm-2.c index 77dcc9a9eac..2e1ab782977 100644 --- a/opcodes/aarch64-asm-2.c +++ b/opcodes/aarch64-asm-2.c @@ -675,21 +675,21 @@ aarch64_insert_operand (const aarch64_operand *self, case 222: case 223: case 224: - case 232: - case 236: - case 240: - case 247: - case 248: - case 255: - case 256: - case 257: + case 235: + case 239: + case 243: + case 250: + case 251: case 258: + case 259: + case 260: + case 261: return aarch64_ins_regno (self, info, code, inst, errors); case 6: case 118: case 119: - case 290: - case 292: + case 293: + case 295: return aarch64_ins_none (self, info, code, inst, errors); case 17: return aarch64_ins_reg_extended (self, info, code, inst, errors); @@ -703,16 +703,13 @@ aarch64_insert_operand (const aarch64_operand *self, case 36: case 37: case 38: - case 294: + case 297: return aarch64_ins_reglane (self, info, code, inst, errors); case 39: case 40: case 41: - case 259: - case 260: - case 275: - case 276: - case 277: + case 262: + case 263: case 278: case 279: case 280: @@ -723,6 +720,9 @@ aarch64_insert_operand (const aarch64_operand *self, case 285: case 286: case 287: + case 288: + case 289: + case 290: return aarch64_ins_simple_index (self, info, code, inst, errors); case 42: return aarch64_ins_reglist (self, info, code, inst, errors); @@ -770,13 +770,13 @@ aarch64_insert_operand (const aarch64_operand *self, case 205: case 206: case 207: - case 261: - case 288: - case 289: + case 264: case 291: - case 293: - case 298: - case 299: + case 292: + case 294: + case 296: + case 301: + case 302: return aarch64_ins_imm (self, info, code, inst, errors); case 51: case 52: @@ -924,7 +924,7 @@ aarch64_insert_operand (const aarch64_operand *self, case 197: case 198: case 199: - case 274: + case 277: return aarch64_ins_sve_shrimm (self, info, code, inst, errors); case 212: case 213: @@ -938,67 +938,71 @@ aarch64_insert_operand (const aarch64_operand *self, return aarch64_ins_sme_za_vrs2 (self, info, code, inst, errors); case 225: case 226: + case 229: + return aarch64_ins_sve_bit_index (self, info, code, inst, errors); case 227: case 228: - case 229: case 230: case 231: - return aarch64_ins_sve_quad_index (self, info, code, inst, errors); + case 232: case 233: - return aarch64_ins_sve_index_imm (self, info, code, inst, errors); case 234: - return aarch64_ins_sve_index (self, info, code, inst, errors); - case 235: + return aarch64_ins_sve_quad_index (self, info, code, inst, errors); + case 236: + return aarch64_ins_sve_index_imm (self, info, code, inst, errors); case 237: - case 254: - case 300: - case 301: - case 302: - return aarch64_ins_sve_reglist (self, info, code, inst, errors); + return aarch64_ins_sve_index (self, info, code, inst, errors); case 238: - case 239: + case 240: + case 257: + case 303: + case 304: + case 305: + return aarch64_ins_sve_reglist (self, info, code, inst, errors); case 241: case 242: - case 243: case 244: - case 253: - return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors); case 245: case 246: - return aarch64_ins_sve_strided_reglist (self, info, code, inst, errors); + case 247: + case 256: + return aarch64_ins_sve_aligned_reglist (self, info, code, inst, errors); + case 248: case 249: - case 251: - case 262: - return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors); - case 250: + return aarch64_ins_sve_strided_reglist (self, info, code, inst, errors); case 252: - return aarch64_ins_sme_za_hv_tiles_range (self, info, code, inst, errors); - case 263: - case 264: + case 254: case 265: + return aarch64_ins_sme_za_hv_tiles (self, info, code, inst, errors); + case 253: + case 255: + return aarch64_ins_sme_za_hv_tiles_range (self, info, code, inst, errors); case 266: case 267: case 268: case 269: - return aarch64_ins_sme_za_array (self, info, code, inst, errors); case 270: - return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors); case 271: - return aarch64_ins_sme_sm_za (self, info, code, inst, errors); case 272: - return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors); + return aarch64_ins_sme_za_array (self, info, code, inst, errors); case 273: + return aarch64_ins_sme_addr_ri_u4xvl (self, info, code, inst, errors); + case 274: + return aarch64_ins_sme_sm_za (self, info, code, inst, errors); + case 275: + return aarch64_ins_sme_pred_reg_with_index (self, info, code, inst, errors); + case 276: return aarch64_ins_plain_shrimm (self, info, code, inst, errors); - case 295: - case 296: - case 297: + case 298: + case 299: + case 300: return aarch64_ins_x0_to_x30 (self, info, code, inst, errors); - case 303: - case 304: - case 305: case 306: - return aarch64_ins_rcpc3_addr_opt_offset (self, info, code, inst, errors); case 307: + case 308: + case 309: + return aarch64_ins_rcpc3_addr_opt_offset (self, info, code, inst, errors); + case 310: return aarch64_ins_rcpc3_addr_offset (self, info, code, inst, errors); default: assert (0); abort (); } diff --git a/opcodes/aarch64-dis-2.c b/opcodes/aarch64-dis-2.c index a51cb080c15..626e71dd2d8 100644 --- a/opcodes/aarch64-dis-2.c +++ b/opcodes/aarch64-dis-2.c @@ -20059,17 +20059,72 @@ aarch64_opcode_lookup_1 (uint32_t word) } else { - if (((word >> 22) & 0x1) == 0) + if (((word >> 31) & 0x1) == 0) { - if (((word >> 31) & 0x1) == 0) + if (((word >> 10) & 0x1) == 0) { - /* 33222222222211111111110000000000 - 10987654321098765432109876543210 - 010001x1x01xxxxx101xxxxxxxxxxxxx - histseg. */ - return 2154; + if (((word >> 11) & 0x1) == 0) + { + if (((word >> 12) & 0x1) == 0) + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101000xxxxxxxxxx + histseg. */ + return 2154; + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101100xxxxxxxxxx + luti2. */ + return 3347; + } + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101x10xxxxxxxxxx + luti2. */ + return 3348; + } } else + { + if (((word >> 11) & 0x1) == 0) + { + if (((word >> 12) & 0x1) == 0) + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101001xxxxxxxxxx + luti4. */ + return 3349; + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101101xxxxxxxxxx + luti4. */ + return 3350; + } + } + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 010001x1xx1xxxxx101x11xxxxxxxxxx + luti4. */ + return 3351; + } + } + } + else + { + if (((word >> 22) & 0x1) == 0) { /* 33222222222211111111110000000000 10987654321098765432109876543210 @@ -20077,14 +20132,14 @@ aarch64_opcode_lookup_1 (uint32_t word) ldff1sw. */ return 1751; } - } - else - { - /* 33222222222211111111110000000000 - 10987654321098765432109876543210 - x10001x1x11xxxxx101xxxxxxxxxxxxx - ldff1sw. */ - return 1750; + else + { + /* 33222222222211111111110000000000 + 10987654321098765432109876543210 + 110001x1x11xxxxx101xxxxxxxxxxxxx + ldff1sw. */ + return 1750; + } } } } @@ -33617,21 +33672,21 @@ aarch64_extract_operand (const aarch64_operand *self, case 222: case 223: case 224: - case 232: - case 236: - case 240: - case 247: - case 248: - case 255: - case 256: - case 257: + case 235: + case 239: + case 243: + case 250: + case 251: case 258: + case 259: + case 260: + case 261: return aarch64_ext_regno (self, info, code, inst, errors); case 6: case 118: case 119: - case 290: - case 292: + case 293: + case 295: return aarch64_ext_none (self, info, code, inst, errors); case 11: return aarch64_ext_regrt_sysins (self, info, code, inst, errors); @@ -33650,16 +33705,13 @@ aarch64_extract_operand (const aarch64_operand *self, case 36: case 37: case 38: - case 294: + case 297: return aarch64_ext_reglane (self, info, code, inst, errors); case 39: case 40: case 41: - case 259: - case 260: - case 275: - case 276: - case 277: + case 262: + case 263: case 278: case 279: case 280: @@ -33670,6 +33722,9 @@ aarch64_extract_operand (const aarch64_operand *self, case 285: case 286: case 287: + case 288: + case 289: + case 290: return aarch64_ext_simple_index (self, info, code, inst, errors); case 42: return aarch64_ext_reglist (self, info, code, inst, errors); @@ -33718,13 +33773,13 @@ aarch64_extract_operand (const aarch64_operand *self, case 205: case 206: case 207: - case 261: - case 288: - case 289: + case 264: case 291: - case 293: - case 298: - case 299: + case 292: + case 294: + case 296: + case 301: + case 302: return aarch64_ext_imm (self, info, code, inst, errors); case 51: case 52: @@ -33874,7 +33929,7 @@ aarch64_extract_operand (const aarch64_operand *self, case 197: case 198: case 199: - case 274: + case 277: return aarch64_ext_sve_shrimm (self, info, code, inst, errors); case 212: case 213: @@ -33888,68 +33943,72 @@ aarch64_extract_operand (const aarch64_operand *self, return aarch64_ext_sme_za_vrs2 (self, info, code, inst, errors); case 225: case 226: + case 229: + return aarch64_ext_sve_bit_index (self, info, code, inst, errors); case 227: case 228: - case 229: case 230: case 231: - return aarch64_ext_sve_quad_index (self, info, code, inst, errors); + case 232: case 233: - return aarch64_ext_sve_index_imm (self, info, code, inst, errors); case 234: - return aarch64_ext_sve_index (self, info, code, inst, errors); - case 235: + return aarch64_ext_sve_quad_index (self, info, code, inst, errors); + case 236: + return aarch64_ext_sve_index_imm (self, info, code, inst, errors); case 237: - case 254: - return aarch64_ext_sve_reglist (self, info, code, inst, errors); + return aarch64_ext_sve_index (self, info, code, inst, errors); case 238: - case 239: + case 240: + case 257: + return aarch64_ext_sve_reglist (self, info, code, inst, errors); case 241: case 242: - case 243: case 244: - case 253: - return aarch64_ext_sve_aligned_reglist (self, info, code, inst, errors); case 245: case 246: - return aarch64_ext_sve_strided_reglist (self, info, code, inst, errors); + case 247: + case 256: + return aarch64_ext_sve_aligned_reglist (self, info, code, inst, errors); + case 248: case 249: - case 251: - case 262: - return aarch64_ext_sme_za_hv_tiles (self, info, code, inst, errors); - case 250: + return aarch64_ext_sve_strided_reglist (self, info, code, inst, errors); case 252: - return aarch64_ext_sme_za_hv_tiles_range (self, info, code, inst, errors); - case 263: - case 264: + case 254: case 265: + return aarch64_ext_sme_za_hv_tiles (self, info, code, inst, errors); + case 253: + case 255: + return aarch64_ext_sme_za_hv_tiles_range (self, info, code, inst, errors); case 266: case 267: case 268: case 269: - return aarch64_ext_sme_za_array (self, info, code, inst, errors); case 270: - return aarch64_ext_sme_addr_ri_u4xvl (self, info, code, inst, errors); case 271: - return aarch64_ext_sme_sm_za (self, info, code, inst, errors); case 272: - return aarch64_ext_sme_pred_reg_with_index (self, info, code, inst, errors); + return aarch64_ext_sme_za_array (self, info, code, inst, errors); case 273: + return aarch64_ext_sme_addr_ri_u4xvl (self, info, code, inst, errors); + case 274: + return aarch64_ext_sme_sm_za (self, info, code, inst, errors); + case 275: + return aarch64_ext_sme_pred_reg_with_index (self, info, code, inst, errors); + case 276: return aarch64_ext_plain_shrimm (self, info, code, inst, errors); - case 295: - case 296: - case 297: - return aarch64_ext_x0_to_x30 (self, info, code, inst, errors); + case 298: + case 299: case 300: - case 301: - case 302: - return aarch64_ext_sve_reglist_zt (self, info, code, inst, errors); + return aarch64_ext_x0_to_x30 (self, info, code, inst, errors); case 303: case 304: case 305: + return aarch64_ext_sve_reglist_zt (self, info, code, inst, errors); case 306: - return aarch64_ext_rcpc3_addr_opt_offset (self, info, code, inst, errors); case 307: + case 308: + case 309: + return aarch64_ext_rcpc3_addr_opt_offset (self, info, code, inst, errors); + case 310: return aarch64_ext_rcpc3_addr_offset (self, info, code, inst, errors); default: assert (0); abort (); } diff --git a/opcodes/aarch64-opc-2.c b/opcodes/aarch64-opc-2.c index 7962b0f33e2..bd1aa4f27c1 100644 --- a/opcodes/aarch64-opc-2.c +++ b/opcodes/aarch64-opc-2.c @@ -249,8 +249,11 @@ const struct aarch64_operand aarch64_operands[] = {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zd", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zd}, "an SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm_5", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_5}, "an SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm_16", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16}, "an SVE vector register"}, + {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm1_23_INDEX", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16, FLD_SVE_i1_23}, "an indexed SVE vector register"}, + {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm2_22_INDEX", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16, FLD_SVE_i2}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_11_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i3h2, FLD_SVE_i3l, FLD_SVE_imm3}, "an indexed SVE vector register"}, + {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_12_INDEX", OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_Zm_16, FLD_SVE_i3h3, FLD_SVE_i3l2}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_19_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_imm2_19, FLD_SVE_imm3}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm3_22_INDEX", 3 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i3h, FLD_SVE_Zm_16}, "an indexed SVE vector register"}, {AARCH64_OPND_CLASS_SVE_REG, "SVE_Zm4_11_INDEX", 4 << OPD_F_OD_LSB | OPD_F_HAS_INSERTER | OPD_F_HAS_EXTRACTOR, {FLD_SVE_i2h, FLD_SVE_i3l, FLD_SVE_imm4}, "an indexed SVE vector register"},