From patchwork Wed May 22 10:04:30 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinath Parvathaneni X-Patchwork-Id: 90673 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 067FE3870887 for ; Wed, 22 May 2024 10:07:42 +0000 (GMT) X-Original-To: binutils@sourceware.org Delivered-To: binutils@sourceware.org Received: from EUR05-DB8-obe.outbound.protection.outlook.com (mail-db8eur05on2076.outbound.protection.outlook.com [40.107.20.76]) by sourceware.org (Postfix) with ESMTPS id 1A1C4386587A for ; Wed, 22 May 2024 10:05:15 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 1A1C4386587A Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 1A1C4386587A Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.20.76 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1716372328; cv=pass; b=UJPsL/Bh5kjCd2FuGOJFFVTGUOVgiUZVKI7KZqLtn2f31jTwMA9okdkqcdmCsStUZaFeSDZCqgrR2bKx2xhjBMMfVAOuOUlTu+PiS28ivWmU5amIWeTmkvDmcl5FB2NugRLet+FtTqPQ4Xwd5AsAKqoY/YvKSencQTyhsQmgjVQ= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1716372328; c=relaxed/simple; bh=eU+ER18H2rYXrmuPO4lR9ViLb22jEgGOm6OAc9kI6Qk=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=v7rx001B/qw7rJuoMOCeBw4fTQvOwEOmJNQm3QsVlXHsbkvq016ZQ/rsG/mtWovjzr0I8Px8ON6fHs1n8oXo4w8VH27h0FHWLDHVd/Hx+5K0+d4uqEK63uWF0KufP7rvK2W28X7Nbcha+b+KhGh1Op3A0mexMr5UA8Rdxc8Y/Z0= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=drfE/3mIbBTHRYvYhwGp+JrudhOEYrK8Y29fHkNgYlZnihdR/xY6ztDNik9cgmKabRO8Yi0pgsMnts9u/qViDiO9b4awOoLdXwGSn0WAECgqRbNicCHtbfxS9nitOWghcbW7CiGaYaLwK4taS3T+ltluMaLyeICuTv2NCqVCVW98uYm2CKd3Y6Ms/11THoowm1sbYnTOq1PeNp2JTwRPfXgr7rADwCe4zXGm9GH38wfbow/XAl/OOLhYvFbVPHPFRQwJhgwkcH2CiyZMLcJH8opkqNA0unM4w0xJK8+x7dIcaN8Bt7WoYJELTCUgYW6ITJsFq12ONe40R1Mo2bhoFA== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=420JMiATZf2cc+ftj0uP0q23FVJatYxFOdwpbo/F9n0=; b=PIxt/i3pp4vHa1kk6XsdqQrkh2Cvv5vLmo0gdLufXWnZ1uGQz78n15QWWiTeKgvgeVoWhHKc5I62mRf+UHfv7OOfpU89yEJwf8ChiqL8YcmfWzZxgzYf6HtTPpSsnKlb4wPOXiP+ZNLq9J1/2NCrKj1ogTpxKAMKRfuVuhU2thCWAA7xfXFLtqAtSSQxXrZDpD5D7cz957rqW9a5g5ic92AqGzty9R/xPKdUZizSzaDMwje3XnwQgHLhK/1EVc5a/VMXW3AVcgMNvhd14F8dZHKCg/wvRV8CCvGKIs1k+4d1dbT0AUSzyNbhtepV1LmmsLK4F1wwb2ydA1xcEDFzxw== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dmarc=[1,1,header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=420JMiATZf2cc+ftj0uP0q23FVJatYxFOdwpbo/F9n0=; b=A898k2QO1IUiWfrk9/HRKLaMNktN65hGNESICBiu/S4fqxXYXP9HgUxH+n9cldlbNPoKHQ+zdumf/sWB98F1fbqM5gXP/J+4UVHDWw7ASxRD8SrBUx2p21hC7uhmE/ddWBPKpEipaR5s2kAGPxLiTlmthhm+r5HvYmbsasVYCts= Received: from DU2PR04CA0174.eurprd04.prod.outlook.com (2603:10a6:10:2b0::29) by GV2PR08MB8463.eurprd08.prod.outlook.com (2603:10a6:150:b4::15) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7587.36; Wed, 22 May 2024 10:05:08 +0000 Received: from DB1PEPF000509F4.eurprd02.prod.outlook.com (2603:10a6:10:2b0:cafe::a7) by DU2PR04CA0174.outlook.office365.com (2603:10a6:10:2b0::29) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7587.36 via Frontend Transport; Wed, 22 May 2024 10:05:08 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=arm.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by DB1PEPF000509F4.mail.protection.outlook.com (10.167.242.150) with Microsoft SMTP Server (version=TLS1_3, cipher=TLS_AES_256_GCM_SHA384) id 15.20.7611.14 via Frontend Transport; Wed, 22 May 2024 10:05:07 +0000 Received: ("Tessian outbound 88f9d942bd3d:v327"); Wed, 22 May 2024 10:05:07 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: 9fd3849e3df47b58 X-CR-MTA-TID: 64aa7808 Received: from a14ec87d53ec.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id 8EDAE23A-EC62-4730-B9E8-4D41EFEC28A0.1; Wed, 22 May 2024 10:05:00 +0000 Received: from EUR04-HE1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id a14ec87d53ec.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Wed, 22 May 2024 10:05:00 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=TRzkCwtk1lp4koZrWmqL/ND0EwTSqpIdCJMMeCJo7KR1p9E6ySazUZbbC8YKfp9ee4DIM+53siZCMlV5kHN10yO4BLXFX0FJqonW01gB2hMfaR28eP3slwXY/Y+JqpOmszhFGa3HRod9XcoLHACXR7EYMGMPB8jHxV3HWxenXOmAsOpQ6Sx08PGt3WBpfSjpC9CMKLOVI+Ny1Zq/PLBC8lJBWTFvaGdDHxcW63/CmFSscKyCfpvc5JWjLH7dK29s3V//OYq+8rHWCiyIRIy0BNT6VuwVhqotVwmHG6Q+5dWULBHRsxnNsi2Llmq3U7eJvF413aFPvwxbXTzU9kNnbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=420JMiATZf2cc+ftj0uP0q23FVJatYxFOdwpbo/F9n0=; b=eSxlPe5fdvmqSCrsEiXUYx8Eeb9CbREtVMm0kfiEWgvscxew7GeIVMCCpQjQmfXggV97vOyLw81OVLZGNaxPg3AelHhk8NgG6lBbdJTtYJjMz/ft9j2wXGyX+ZFptcFEoXl/s2rtprIgHt4x2Q4IYabqzlVyVctagbLaEgs92fPDo+LZifuUxRfE6DqYCp9W79VZfw34glNGA7w7/+oxvI2DEEHGnk3rSjuMmJaCpQWOIFtVPGoJXhBumm6VEtCLVzVaRaFrHGaBV3Y56Bt0OoLjWk1CoAWdtISkuardF/xeOfX/UGLn3Q3WqJnpXxnkT1EyAjcLiWtFrQJweGocnw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=arm.com; s=selector1; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=420JMiATZf2cc+ftj0uP0q23FVJatYxFOdwpbo/F9n0=; b=A898k2QO1IUiWfrk9/HRKLaMNktN65hGNESICBiu/S4fqxXYXP9HgUxH+n9cldlbNPoKHQ+zdumf/sWB98F1fbqM5gXP/J+4UVHDWw7ASxRD8SrBUx2p21hC7uhmE/ddWBPKpEipaR5s2kAGPxLiTlmthhm+r5HvYmbsasVYCts= Received: from DU2P251CA0008.EURP251.PROD.OUTLOOK.COM (2603:10a6:10:230::10) by DB3PR08MB9035.eurprd08.prod.outlook.com (2603:10a6:10:429::6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7587.35; Wed, 22 May 2024 10:04:57 +0000 Received: from DU6PEPF0000B61E.eurprd02.prod.outlook.com (2603:10a6:10:230:cafe::3) by DU2P251CA0008.outlook.office365.com (2603:10a6:10:230::10) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7611.19 via Frontend Transport; Wed, 22 May 2024 10:04:57 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by DU6PEPF0000B61E.mail.protection.outlook.com (10.167.8.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7611.14 via Frontend Transport; Wed, 22 May 2024 10:04:57 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.35; Wed, 22 May 2024 10:04:51 +0000 Received: from e120703.cambridge.arm.com (10.2.81.20) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.35 via Frontend Transport; Wed, 22 May 2024 10:04:51 +0000 From: srinath To: CC: , , Srinath Parvathaneni Subject: [PATCH v2 2/7][Binutils] aarch64: Fix sve2p1 dupq instruction operands. Date: Wed, 22 May 2024 11:04:30 +0100 Message-ID: <20240522100439.1050296-3-srinath.parvathaneni@arm.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20240522100439.1050296-1-srinath.parvathaneni@arm.com> References: <20240522100439.1050296-1-srinath.parvathaneni@arm.com> MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: DU6PEPF0000B61E:EE_|DB3PR08MB9035:EE_|DB1PEPF000509F4:EE_|GV2PR08MB8463:EE_ X-MS-Office365-Filtering-Correlation-Id: 5a6fc718-42f6-423e-ac71-08dc7a46a8e2 X-LD-Processed: f34e5979-57d9-4aaa-ad4d-b122a662184d,ExtAddr x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; ARA:13230031|1800799015|82310400017|36860700004|376005; X-Microsoft-Antispam-Message-Info-Original: SSJtvQU2O1WjR0WnwBxlyBUO/NPd2+d80hI2T6gfJzZmRbERfSsb4JQhjev0zXWcuKwsS6l5A0OeUjOpZdUqXXRXtFYEyO9uCQ6H85ehaxT/GqjD5INYS1GglHuodjEdmfsfomXyQnzJUimsMtwt9gcv3aHZf8cpD7qUaACjWtdwK36Jl5G8wGgmoCp5CwzSFyIwjS3GQiBNrX7rE0CjOCgJJDkK+eRxV8dtodpmp1gFqVgDO9cYXMWhK6KNGI6Lsna4HMgLU5IVQiHObbABJeixrmo8Db2DzSUMlLF8AbZZS9t7MPRSrAadh4uaX/KUySAhvQ+rC8W2WxAjYHYd+vhhTSk98nrhd9m4Ljy6YAeYULQIF9PG347J/QGWSWhYZ6OGYhfRLo46V140YbgofprdjG+4KOnOeeQ18BS04a62ndnSIL2kwBGXCObS3abV0aWcnR+pGl6zw3t2dRY5Q7RTLUKJ1s/0OWww8bD82fOTRflW5eVDlFn+1RmZFgbYcj6UOGyaHD/1KsAYzZE4t10SQpIiMfwwvERR6ABQaXZwyRLBfVe5/MooPeRE69wdngcnsyOED8lOSr9lbtvX6KF5WXLGFJ/Ci/bwXZ7vb3wX103L3rPK55MTGzeaL64ZTVaPKoXdkbCFtmCblgxNt/5/nZBGMmOU09CBUTMIblHfz5V4g0ci3SB2QTgGmeVPysC2UbNK05Vw0rc9unqkyLGHJT/zG3iGCJ0GoSJP/2VMkv6NzTDR6KVKcY73QkZNcB5rn5XRfLhcuK4VbFQ2Lh0HKwvY6h9+84Vi91n4JOakjw8rKGIHpIgm6PbfJ828hHTzHORsY05T9SDTtr7sUZkmYjqOCUQCxeXaebsaV0KCYVNUHQXcHl51pSyf0Bh32znTgIyfgjb9lKfDhVG1CjfPtBCdJqUedgg6ah212ApcLwJe5WkQ9TnYI44KsnmYaOmlZDMltWbsVfqe1AU//nX6sUAzeFjTHUHbg6EWOlC9dLV2ARklPmypA9QTl5ELQf/d/aVmynqN8NyLYw/+6Ek6Pmpum37B/9rO0/AETzDzCtO+1TAoaU/HPobnqPv6I/W/TZZfmjZhPysCQTf/tS0b9xVCNJ8vN18Ewky+l2YL+4ZfXPXan0rJKwSsmPqlIYfe8BFxFEj7ZF1Pd8Ace0EYJCoIViwFjpFN63ZlwcKrNy3RJD3R/fjdaW1B6naMuV0fiqtLTIcvtuPgm/zroaAE5lFoO71D93Jtn009bFLWEq8UgJH7sjVxLfM2vvTjY+tKh2Aqd1AE3ouCljtVPQJcZPNlXOyxg8G4BNHZKsoqQjJfegcCeyZWbluRfQ1y X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(1800799015)(82310400017)(36860700004)(376005); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: DB3PR08MB9035 X-MS-Exchange-Transport-CrossTenantHeadersStripped: DB1PEPF000509F4.eurprd02.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 495d4a66-f1cd-4a3e-f102-08dc7a46a296 X-Microsoft-Antispam: BCL:0; ARA:13230031|1800799015|82310400017|36860700004|376005|35042699013; X-Microsoft-Antispam-Message-Info: =?utf-8?q?C0jkZ8xyYC3xaMwMXzICQimJw80OSHI?= =?utf-8?q?dWYa0ebiGckjVrtHhTK/1KGs+6kLVmik3prah5XHtQAbJaiTHcRYBTnlSCoBE59OP?= =?utf-8?q?+cFnjQ9d3khLv5l3aTF7rxpz+YzWjdNfPhSU/5oMcpvSCn9JqlbjM3G2/HhUWO7UQ?= =?utf-8?q?YzdCHzIT1PJcbjMpJZ2KRuz0SEx5dl4z2Z0MyXqAXiWOI48WDL7yX6XtQnojRN/7k?= =?utf-8?q?DJgVLBM1rjrYc6EMd5XPh3XxbuaTfHbQLyEFXq++ZxEf9U/2FYskD9o3ClE3ibDcC?= =?utf-8?q?2eXZCi3Hea80hR3lihtX8vC8NYISI7F6HEGkUjHXPwVN6zo0EZS2MimBLYgXESntm?= =?utf-8?q?Dci37EN7Hf4sT361iTyVSrMbhu/1hzqK5QgDhLeMNdBdbCWP4ulMyv5O07pHKFem/?= =?utf-8?q?cf/CzRDFn2M8rbJO30yuVHUO4hgEtZLgmD1MDIvYSun9/aiCmrJCMSUDQhGcK1q1z?= =?utf-8?q?H7nx29U0uIVGCFq+gSuFpRhhXr+WnXQj2zTnNAqTLy+0D4yOCqzsUA4sPN1qEMlTi?= =?utf-8?q?ViqjDrrCRFrEo/pufUmwBVEhLWtSU+/dmbvfsBa45/vBR3LE4ie4tEwXp/q/TET+F?= =?utf-8?q?XYNkvwi27NiCGHx5fz6vso+GZLX7+J+57EcK1CPbIA2FqFc3goa7Y5OHrLh4067En?= =?utf-8?q?uyWotGO5IhPjbLKKnSh6m2Mfmwpm/nDptBxGKMP8uf1RqP7Qrobknw+lriQXVjPAH?= =?utf-8?q?+hwpEUFY4ScC1zqY39uYn0SR6iszkLIzZuGJzZTpzcI8iDTjRQy4UGNPHBdT1W7Sx?= =?utf-8?q?3DA9oY59PsFkh0kL7b4Bn35jnE0+5he/2VYLoNUTZNicf7a0vJvH/Uun6eY8aPaSQ?= =?utf-8?q?cnRiGXwiXl3KfOX9QdrwSgauEQtYruFXrXu5zZmO1N6aHqztY7GCmfPfk3icoHaJl?= =?utf-8?q?8cmYIOpQ0CrYK+ACyKV7lMY8z6PCip1VKApiFPvtu8EfImimOfdhom0cVZMrWONWd?= =?utf-8?q?dN5wfosE8bMUIA6lVz/hYaS8ECvz1YBZDo+ziNVJX29jxHqM/7gFHViWqzShLU6u1?= =?utf-8?q?GhsfolsVMZnkMIL5kDZIR5vrt3AeGcb4+oJ7l0lyzJvc7bxM+Lj9Z+M7AQx2mpzSE?= =?utf-8?q?7SYkMJxXqmM2iUZYSAoiaor4uPly7+Rj1Hkie2GEV7XAGcrt4SrpbcMq7Ezb4NBt2?= =?utf-8?q?CCJBplALYsVDFIqulRGft5U0w2xqtBZmty2Cejazv2MTmzkzbkd7wZD4CGlxRVavw?= =?utf-8?q?rDiefIQZJZssRTYfTpJSYayMfDVWx0u8CjeqKqr9LCkMdkmUrdgIAoL3O06dkyCnt?= =?utf-8?q?XZa5hVrAtECjI?= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(1800799015)(82310400017)(36860700004)(376005)(35042699013); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 22 May 2024 10:05:07.9494 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 5a6fc718-42f6-423e-ac71-08dc7a46a8e2 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: DB1PEPF000509F4.eurprd02.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: GV2PR08MB8463 X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FORGED_SPF_HELO, GIT_PATCH_0, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: binutils@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Binutils mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: binutils-bounces+patchwork=sourceware.org@sourceware.org Hi, This patch fixes the syntax of sve2p1 "dupq" instruction by modifying the way 2nd operand does the encoding and decoding using the [] value. dupq makes use of already existing aarch64_ins_sve_index and aarch64_ext_sve_index inserter and extractor functions. The definitions of aarch64_ins_sve_index_imm (inserter) and aarch64_ext_sve_index_imm (extractor) is removed in this patch. This issues was reported here: https://sourceware.org/pipermail/binutils/2024-February/132408.html Regression testing for aarch64-none-elf target and found no regressions. Ok for binutils master? Regards, Srinath. --- gas/testsuite/gas/aarch64/sve2p1-1-bad.l | 8 ---- gas/testsuite/gas/aarch64/sve2p1-1.d | 8 ---- gas/testsuite/gas/aarch64/sve2p1-1.s | 9 ---- gas/testsuite/gas/aarch64/sve2p1-2-invalid.d | 3 ++ gas/testsuite/gas/aarch64/sve2p1-2-invalid.l | 47 ++++++++++++++++++++ gas/testsuite/gas/aarch64/sve2p1-2-invalid.s | 10 +++++ gas/testsuite/gas/aarch64/sve2p1-2.d | 34 ++++++++++++++ gas/testsuite/gas/aarch64/sve2p1-2.s | 28 ++++++++++++ include/opcode/aarch64.h | 2 +- opcodes/aarch64-asm.c | 19 +------- opcodes/aarch64-asm.h | 1 - opcodes/aarch64-dis.c | 36 ++------------- opcodes/aarch64-dis.h | 1 - opcodes/aarch64-tbl.h | 11 ++--- 14 files changed, 134 insertions(+), 83 deletions(-) create mode 100644 gas/testsuite/gas/aarch64/sve2p1-2-invalid.d create mode 100644 gas/testsuite/gas/aarch64/sve2p1-2-invalid.l create mode 100644 gas/testsuite/gas/aarch64/sve2p1-2-invalid.s create mode 100644 gas/testsuite/gas/aarch64/sve2p1-2.d create mode 100644 gas/testsuite/gas/aarch64/sve2p1-2.s diff --git a/gas/testsuite/gas/aarch64/sve2p1-1-bad.l b/gas/testsuite/gas/aarch64/sve2p1-1-bad.l index 58f5b18ae82..4ea763f0e7d 100644 --- a/gas/testsuite/gas/aarch64/sve2p1-1-bad.l +++ b/gas/testsuite/gas/aarch64/sve2p1-1-bad.l @@ -35,14 +35,6 @@ .*: Error: selected processor does not support `uminqv v4.2d,p3,z2.d' .*: Error: selected processor does not support `uminqv v8.2d,p4,z1.d' .*: Error: selected processor does not support `uminqv v16.4s,p7,z0.s' -.*: Error: selected processor does not support `dupq z10.b,z20.b\[0\]' -.*: Error: selected processor does not support `dupq z10.b,z20.b\[15\]' -.*: Error: selected processor does not support `dupq z10.h,z20.h\[0\]' -.*: Error: selected processor does not support `dupq z10.h,z20.h\[7\]' -.*: Error: selected processor does not support `dupq z10.s,z20.s\[0\]' -.*: Error: selected processor does not support `dupq z10.s,z20.s\[3\]' -.*: Error: selected processor does not support `dupq z10.d,z20.d\[0\]' -.*: Error: selected processor does not support `dupq z10.d,z20.d\[1\]' .*: Error: selected processor does not support `eorqv v0.16b,p0,z16.b' .*: Error: selected processor does not support `eorqv v1.8h,p1,z8.h' .*: Error: selected processor does not support `eorqv v2.4s,p2,z4.s' diff --git a/gas/testsuite/gas/aarch64/sve2p1-1.d b/gas/testsuite/gas/aarch64/sve2p1-1.d index f562985b569..6afb051e67d 100644 --- a/gas/testsuite/gas/aarch64/sve2p1-1.d +++ b/gas/testsuite/gas/aarch64/sve2p1-1.d @@ -44,14 +44,6 @@ .*: 04cf2c44 uminqv v4.2d, p3, z2.d .*: 04cf3028 uminqv v8.2d, p4, z1.d .*: 048f3c10 uminqv v16.4s, p7, z0.s -.*: 0530268a dupq z10.b, z20.b\[0\] -.*: 053f268a dupq z10.b, z20.b\[15\] -.*: 0521268a dupq z10.h, z20.h\[0\] -.*: 052f268a dupq z10.h, z20.h\[7\] -.*: 0522268a dupq z10.s, z20.s\[0\] -.*: 052e268a dupq z10.s, z20.s\[3\] -.*: 0524268a dupq z10.d, z20.d\[0\] -.*: 052c268a dupq z10.d, z20.d\[1\] .*: 041d2200 eorqv v0.16b, p0, z16.b .*: 045d2501 eorqv v1.8h, p1, z8.h .*: 049d2882 eorqv v2.4s, p2, z4.s diff --git a/gas/testsuite/gas/aarch64/sve2p1-1.s b/gas/testsuite/gas/aarch64/sve2p1-1.s index 753f27f5ef2..08c777b2c70 100644 --- a/gas/testsuite/gas/aarch64/sve2p1-1.s +++ b/gas/testsuite/gas/aarch64/sve2p1-1.s @@ -39,15 +39,6 @@ uminqv v2.4s, p2, z4.s uminqv v4.2d, p3, z2.d uminqv v8.2d, p4, z1.d uminqv v16.4s, p7, z0.s -dupq z10.b, z20.b[0] -dupq z10.b, z20.b[15] -dupq z10.h, z20.h[0] -dupq z10.h, z20.h[7] -dupq z10.s, z20.s[0] -dupq z10.s, z20.s[3] -dupq z10.d, z20.d[0] -dupq z10.d, z20.d[1] - eorqv v0.16b, p0, z16.b eorqv v1.8h, p1, z8.h eorqv v2.4s, p2, z4.s diff --git a/gas/testsuite/gas/aarch64/sve2p1-2-invalid.d b/gas/testsuite/gas/aarch64/sve2p1-2-invalid.d new file mode 100644 index 00000000000..3953ca57ac8 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sve2p1-2-invalid.d @@ -0,0 +1,3 @@ +#name: Test of illegal SVE2.1 dupq instructions. +#as: -march=armv9.4-a +#error_output: sve2p1-2-invalid.l diff --git a/gas/testsuite/gas/aarch64/sve2p1-2-invalid.l b/gas/testsuite/gas/aarch64/sve2p1-2-invalid.l new file mode 100644 index 00000000000..26c24885d0b --- /dev/null +++ b/gas/testsuite/gas/aarch64/sve2p1-2-invalid.l @@ -0,0 +1,47 @@ +.*: Assembler messages: +.*: Error: register element index out of range 0 to 15 at operand 2 -- `dupq z0.b,z0.b\[16\]' +.*: Error: operand mismatch -- `dupq z0.h,z0.b\[16\]' +.*: Info: did you mean this\? +.*: Info: dupq z0.b, z0.b\[16\] +.*: Info: other valid variant\(s\): +.*: Info: dupq z0.h, z0.h\[16\] +.*: Info: dupq z0.s, z0.s\[16\] +.*: Info: dupq z0.d, z0.d\[16\] +.*: Error: operand mismatch -- `dupq z0.h,z0.s\[16\]' +.*: Info: did you mean this\? +.*: Info: dupq z0.h, z0.h\[16\] +.*: Info: other valid variant\(s\): +.*: Info: dupq z0.b, z0.b\[16\] +.*: Info: dupq z0.s, z0.s\[16\] +.*: Info: dupq z0.d, z0.d\[16\] +.*: Error: operand mismatch -- `dupq z0.s,z0.d\[16\]' +.*: Info: did you mean this\? +.*: Info: dupq z0.s, z0.s\[16\] +.*: Info: other valid variant\(s\): +.*: Info: dupq z0.b, z0.b\[16\] +.*: Info: dupq z0.h, z0.h\[16\] +.*: Info: dupq z0.d, z0.d\[16\] +.*: Error: register element index out of range 0 to 7 at operand 2 -- `dupq z0.h,z0.h\[8\]' +.*: Error: register element index out of range 0 to 3 at operand 2 -- `dupq z0.s,z0.s\[4\]' +.*: Error: register element index out of range 0 to 1 at operand 2 -- `dupq z0.d,z0.d\[2\]' +.*: Error: operand mismatch -- `dupq z0.q,z0.d\[16\]' +.*: Info: did you mean this\? +.*: Info: dupq z0.d, z0.d\[16\] +.*: Info: other valid variant\(s\): +.*: Info: dupq z0.b, z0.b\[16\] +.*: Info: dupq z0.h, z0.h\[16\] +.*: Info: dupq z0.s, z0.s\[16\] +.*: Error: operand mismatch -- `dupq z0.s,z0.q\[16\]' +.*: Info: did you mean this\? +.*: Info: dupq z0.s, z0.s\[16\] +.*: Info: other valid variant\(s\): +.*: Info: dupq z0.b, z0.b\[16\] +.*: Info: dupq z0.h, z0.h\[16\] +.*: Info: dupq z0.d, z0.d\[16\] +.*: Error: operand mismatch -- `dupq z10.q,z20.q\[0\]' +.*: Info: did you mean this\? +.*: Info: dupq z10.b, z20.b\[0\] +.*: Info: other valid variant\(s\): +.*: Info: dupq z10.h, z20.h\[0\] +.*: Info: dupq z10.s, z20.s\[0\] +.*: Info: dupq z10.d, z20.d\[0\] diff --git a/gas/testsuite/gas/aarch64/sve2p1-2-invalid.s b/gas/testsuite/gas/aarch64/sve2p1-2-invalid.s new file mode 100644 index 00000000000..8f5fd528bc7 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sve2p1-2-invalid.s @@ -0,0 +1,10 @@ + dupq z0.b, z0.b[16] + dupq z0.h, z0.b[16] + dupq z0.h, z0.s[16] + dupq z0.s, z0.d[16] + dupq z0.h, z0.h[8] + dupq z0.s, z0.s[4] + dupq z0.d, z0.d[2] + dupq z0.q, z0.d[16] + dupq z0.s, z0.q[16] + dupq z10.q, z20.q[0] diff --git a/gas/testsuite/gas/aarch64/sve2p1-2.d b/gas/testsuite/gas/aarch64/sve2p1-2.d new file mode 100644 index 00000000000..cd9900da2b0 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sve2p1-2.d @@ -0,0 +1,34 @@ +#name: Test of SVE2.1 dupq instructions. +#as: -march=armv9.4-a +#objdump: -dr + +[^:]+: file format .* + + +[^:]+: + +[^:]+: +.*: 05212400 dupq z0.b, z0.b\[0\] +.*: 0521241f dupq z31.b, z0.b\[0\] +.*: 052127e0 dupq z0.b, z31.b\[0\] +.*: 053f2400 dupq z0.b, z0.b\[15\] +.*: 053f27ff dupq z31.b, z31.b\[15\] +.*: 052925e7 dupq z7.b, z15.b\[4\] +.*: 05222400 dupq z0.h, z0.h\[0\] +.*: 0522241f dupq z31.h, z0.h\[0\] +.*: 052227e0 dupq z0.h, z31.h\[0\] +.*: 053e2400 dupq z0.h, z0.h\[7\] +.*: 053e27ff dupq z31.h, z31.h\[7\] +.*: 053225e7 dupq z7.h, z15.h\[4\] +.*: 05242400 dupq z0.s, z0.s\[0\] +.*: 0524241f dupq z31.s, z0.s\[0\] +.*: 052427e0 dupq z0.s, z31.s\[0\] +.*: 053c2400 dupq z0.s, z0.s\[3\] +.*: 053c27ff dupq z31.s, z31.s\[3\] +.*: 053425e7 dupq z7.s, z15.s\[2\] +.*: 05282400 dupq z0.d, z0.d\[0\] +.*: 0528241f dupq z31.d, z0.d\[0\] +.*: 052827e0 dupq z0.d, z31.d\[0\] +.*: 05382400 dupq z0.d, z0.d\[1\] +.*: 053827ff dupq z31.d, z31.d\[1\] +.*: 052825e7 dupq z7.d, z15.d\[0\] diff --git a/gas/testsuite/gas/aarch64/sve2p1-2.s b/gas/testsuite/gas/aarch64/sve2p1-2.s new file mode 100644 index 00000000000..4fc3cdc9e26 --- /dev/null +++ b/gas/testsuite/gas/aarch64/sve2p1-2.s @@ -0,0 +1,28 @@ + .text + dupq z0.b, z0.b[0] + dupq z31.b, z0.b[0] + dupq z0.b, z31.b[0] + dupq z0.b, z0.b[15] + dupq z31.b, z31.b[15] + dupq z7.b, z15.b[4] + + dupq z0.h, z0.h[0] + dupq z31.h, z0.h[0] + dupq z0.h, z31.h[0] + dupq z0.h, z0.h[7] + dupq z31.h, z31.h[7] + dupq z7.h, z15.h[4] + + dupq z0.s, z0.s[0] + dupq z31.s, z0.s[0] + dupq z0.s, z31.s[0] + dupq z0.s, z0.s[3] + dupq z31.s, z31.s[3] + dupq z7.s, z15.s[2] + + dupq z0.d, z0.d[0] + dupq z31.d, z0.d[0] + dupq z0.d, z31.d[0] + dupq z0.d, z0.d[1] + dupq z31.d, z31.d[1] + dupq z7.d, z15.d[0] diff --git a/include/opcode/aarch64.h b/include/opcode/aarch64.h index 8a58763ef78..220ff68db88 100644 --- a/include/opcode/aarch64.h +++ b/include/opcode/aarch64.h @@ -740,8 +740,8 @@ enum aarch64_opnd AARCH64_OPND_SVE_Zm_imm4, /* SVE vector register with 4bit index. */ AARCH64_OPND_SVE_Zm4_INDEX, /* z0-z15[0-1] in Zm, bits [20,16]. */ AARCH64_OPND_SVE_Zn, /* SVE vector register in Zn. */ - AARCH64_OPND_SVE_Zn_5_INDEX, /* Indexed SVE vector register, for DUPQ. */ AARCH64_OPND_SVE_Zn_INDEX, /* Indexed SVE vector register, for DUP. */ + AARCH64_OPND_SVE_Zn_5_INDEX, /* Indexed SVE vector register, for DUPQ. */ AARCH64_OPND_SVE_ZnxN, /* SVE vector register list in Zn. */ AARCH64_OPND_SVE_Zt, /* SVE vector register in Zt. */ AARCH64_OPND_SVE_ZtxN, /* SVE vector register list in Zt. */ diff --git a/opcodes/aarch64-asm.c b/opcodes/aarch64-asm.c index 5a55ca2f86d..37d0d635cec 100644 --- a/opcodes/aarch64-asm.c +++ b/opcodes/aarch64-asm.c @@ -1270,23 +1270,8 @@ aarch64_ins_sve_index (const aarch64_operand *self, { unsigned int esize = aarch64_get_qualifier_esize (info->qualifier); insert_field (self->fields[0], code, info->reglane.regno, 0); - insert_fields (code, (info->reglane.index * 2 + 1) * esize, 0, - 2, FLD_imm5, FLD_SVE_tszh); - return true; -} - -/* Encode Zn.[], where is an immediate with range of 0 to one less - than the number of elements in 128 bit, which can encode il:tsz. */ -bool -aarch64_ins_sve_index_imm (const aarch64_operand *self, - const aarch64_opnd_info *info, aarch64_insn *code, - const aarch64_inst *inst ATTRIBUTE_UNUSED, - aarch64_operand_error *errors ATTRIBUTE_UNUSED) -{ - insert_field (self->fields[0], code, info->reglane.regno, 0); - unsigned int esize = aarch64_get_qualifier_esize (info->qualifier); - insert_fields (code, (info->reglane.index * 2 + 1) * esize, 0, - 2, self->fields[1],self->fields[2]); + insert_all_fields_after (self, 1, code, + (info->reglane.index * 2 + 1) * esize); return true; } diff --git a/opcodes/aarch64-asm.h b/opcodes/aarch64-asm.h index 88e389bfebd..964d2ddb55f 100644 --- a/opcodes/aarch64-asm.h +++ b/opcodes/aarch64-asm.h @@ -94,7 +94,6 @@ AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_one); AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_two); AARCH64_DECL_OPD_INSERTER (ins_sve_float_zero_one); AARCH64_DECL_OPD_INSERTER (ins_sve_index); -AARCH64_DECL_OPD_INSERTER (ins_sve_index_imm); AARCH64_DECL_OPD_INSERTER (ins_sve_limm_mov); AARCH64_DECL_OPD_INSERTER (ins_sve_quad_index); AARCH64_DECL_OPD_INSERTER (ins_sve_reglist); diff --git a/opcodes/aarch64-dis.c b/opcodes/aarch64-dis.c index e1c3f557874..075f0ce888b 100644 --- a/opcodes/aarch64-dis.c +++ b/opcodes/aarch64-dis.c @@ -2207,7 +2207,7 @@ aarch64_ext_sve_index (const aarch64_operand *self, int val; info->reglane.regno = extract_field (self->fields[0], code, 0); - val = extract_fields (code, 0, 2, FLD_SVE_tszh, FLD_imm5); + val = extract_all_fields_after (self, 1, code); if ((val & 31) == 0) return 0; while ((val & 1) == 0) @@ -2216,26 +2216,6 @@ aarch64_ext_sve_index (const aarch64_operand *self, return true; } -/* Decode Zn.[], where is an immediate with range of 0 to one less - than the number of elements in 128 bit, which can encode il:tsz. */ -bool -aarch64_ext_sve_index_imm (const aarch64_operand *self, - aarch64_opnd_info *info, aarch64_insn code, - const aarch64_inst *inst ATTRIBUTE_UNUSED, - aarch64_operand_error *errors ATTRIBUTE_UNUSED) -{ - int val; - - info->reglane.regno = extract_field (self->fields[0], code, 0); - val = extract_fields (code, 0, 2, self->fields[2], self->fields[1]); - if ((val & 15) == 0) - return 0; - while ((val & 1) == 0) - val /= 2; - info->reglane.index = val / 2; - return true; -} - /* Decode a logical immediate for the MOV alias of SVE DUPM. */ bool aarch64_ext_sve_limm_mov (const aarch64_operand *self, @@ -3420,7 +3400,8 @@ aarch64_decode_variant_using_iclass (aarch64_inst *inst) break; case sve_index: - i = extract_fields (inst->value, 0, 2, FLD_SVE_tszh, FLD_imm5); + i = extract_field (FLD_imm5, inst->value, 0); + if ((i & 31) == 0) return false; while ((i & 1) == 0) @@ -3430,17 +3411,6 @@ aarch64_decode_variant_using_iclass (aarch64_inst *inst) } break; - case sve_index1: - i = extract_fields (inst->value, 0, 2, FLD_SVE_tsz, FLD_SVE_i2h); - if ((i & 15) == 0) - return false; - while ((i & 1) == 0) - { - i >>= 1; - variant += 1; - } - break; - case sve_limm: /* Pick the smallest applicable element size. */ if ((inst->value & 0x20600) == 0x600) diff --git a/opcodes/aarch64-dis.h b/opcodes/aarch64-dis.h index 86494cc3093..76b95e9f90a 100644 --- a/opcodes/aarch64-dis.h +++ b/opcodes/aarch64-dis.h @@ -118,7 +118,6 @@ AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_half_one); AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_half_two); AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_zero_one); AARCH64_DECL_OPD_EXTRACTOR (ext_sve_index); -AARCH64_DECL_OPD_EXTRACTOR (ext_sve_index_imm); AARCH64_DECL_OPD_EXTRACTOR (ext_sve_limm_mov); AARCH64_DECL_OPD_EXTRACTOR (ext_sve_quad_index); AARCH64_DECL_OPD_EXTRACTOR (ext_sve_reglist); diff --git a/opcodes/aarch64-tbl.h b/opcodes/aarch64-tbl.h index 063343dceee..6ce42aed1e3 100644 --- a/opcodes/aarch64-tbl.h +++ b/opcodes/aarch64-tbl.h @@ -6478,7 +6478,7 @@ const struct aarch64_opcode aarch64_opcode_table[] = SVE2p1_INSNC("fminnmqv",0x6415a000, 0xff3fe000, sve2_urqvs, 0, OP3 (Vd, SVE_Pg3, SVE_Zn), OP_SVE_vUS_HSD_HSD, F_OPD_SIZE, C_SCAN_MOVPRFX, 0), SVE2p1_INSNC("fminqv",0x6417a000, 0xff3fe000, sve2_urqvs, 0, OP3 (Vd, SVE_Pg3, SVE_Zn), OP_SVE_vUS_HSD_HSD, F_OPD_SIZE, C_SCAN_MOVPRFX, 0), - SVE2p1_INSN("dupq",0x05202400, 0xffe0fc00, sve_index1, 0, OP2 (SVE_Zd, SVE_Zn_5_INDEX), OP_SVE_VV_BHSD, 0, 0), + SVE2p1_INSN("dupq",0x05202400, 0xffe0fc00, sve_index, 0, OP2 (SVE_Zd, SVE_Zn_5_INDEX), OP_SVE_VV_BHSD, 0, 0), SVE2p1_INSN("extq",0x05602400, 0xfff0fc00, sve_misc, 0, OP3 (SVE_Zd, SVE_Zd, SVE_Zm_imm4), OP_SVE_BBB, 0, 1), SVE2p1_INSNC("ld1q",0xc400a000, 0xffe0e000, sve_misc, 0, OP3 (SVE_Zt, SVE_Pg3, SVE_ADDR_ZX), OP_SVE_SZS_QD, 0, C_SCAN_MOVPRFX, 0), SVE2p1_INSNC("ld2q",0xa490e000, 0xfff0e000, sve_misc, 0, OP3 (SME_Zt2, SVE_Pg3, SVE_ADDR_RI_S4x2xVL), OP_SVE_QZU, 0, C_SCAN_MOVPRFX, 0), @@ -7039,11 +7039,12 @@ const struct aarch64_opcode aarch64_opcode_table[] = "an indexed SVE vector register") \ Y(SVE_REG, regno, "SVE_Zn", 0, F(FLD_SVE_Zn), \ "an SVE vector register") \ - Y(SVE_REG, sve_index_imm, "SVE_Zn_5_INDEX", 0, \ - F(FLD_SVE_Zn, FLD_SVE_i2h, FLD_SVE_tsz), \ - "a 5 bit idexed SVE vector register") \ - Y(SVE_REG, sve_index, "SVE_Zn_INDEX", 0, F(FLD_SVE_Zn), \ + Y(SVE_REG, sve_index, "SVE_Zn_INDEX", 0, \ + F(FLD_SVE_Zn, FLD_SVE_tszh, FLD_imm5), \ "an indexed SVE vector register") \ + Y(SVE_REG, sve_index, "SVE_Zn_5_INDEX", 0, \ + F(FLD_SVE_Zn, FLD_imm5), \ + "a 5 bit indexed SVE vector register") \ Y(SVE_REGLIST, sve_reglist, "SVE_ZnxN", 0, F(FLD_SVE_Zn), \ "a list of SVE vector registers") \ Y(SVE_REG, regno, "SVE_Zt", 0, F(FLD_SVE_Zt), \