From patchwork Wed Aug 5 23:01:36 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "H.J. Lu" X-Patchwork-Id: 40222 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id E3F0A385041F; Wed, 5 Aug 2020 23:01:45 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org E3F0A385041F DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org; s=default; t=1596668506; bh=XxVZIx0q5xrEz5Dm5InyKVXRYJNRusJf7mxARYeYEzA=; h=To:Subject:Date:List-Id:List-Unsubscribe:List-Archive:List-Post: List-Help:List-Subscribe:From:Reply-To:From; b=YeNdZVnZU/gz4j6mzYqR1W9yaOxz21l7ZiPKmVE4uvjSaKuBBmRJ+8BDyhe2r62Bh aTYxW/6wfFbW8pFWnJs3PhJymHvzvbm4TcyDcE4dYObrZcMTKQrZ5l8Mf7EK4GmF9D 0NEpUBYJbsBhPqEMFKfA2bWMOXWmFQIc+XhvrqEs= X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from mail-pj1-x1030.google.com (mail-pj1-x1030.google.com [IPv6:2607:f8b0:4864:20::1030]) by sourceware.org (Postfix) with ESMTPS id EBADB3857C68 for ; Wed, 5 Aug 2020 23:01:40 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org EBADB3857C68 Received: by mail-pj1-x1030.google.com with SMTP id mt12so5620691pjb.4 for ; Wed, 05 Aug 2020 16:01:40 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:mime-version :content-transfer-encoding; bh=XxVZIx0q5xrEz5Dm5InyKVXRYJNRusJf7mxARYeYEzA=; b=WzM7q/oYNpTPuIFKvKGxXmwkFcuxI+oYOLRdWKCTe7MI9Vly+B+4o2bnlL/VSACsh4 EoRK043OGncBVAtstypatgM3lgVV4KT0/AtQ5XmKq8+hNFDa2IZEpQGuAcDl/8ZyD11j owKmonZuscOVdlxFVcHH9XdiWia4FeHy+KBhvelyBfDMshc0UmlGJ+WwJYAANW93o1u9 fwmSBOaSblnbNL/SahwxaiLya98BBBVBEvGi22mDWwRivOsSIGGMcc8LixdJSRX0aTXp mbMYlfcuL4BWsxzp4s6+98v7MCuihaK9Ot+JIDexXhl5Cx1d5et4d7FD+iT96nZNcynf ujqA== X-Gm-Message-State: AOAM530gOU1icaLaQBo1UaMHSd1j/g1XTbQfQyxzCIAHS8FNr0Icx38w OS62akqzoqYrrdZ5k5Lqp/LAJHFBkmY= X-Google-Smtp-Source: ABdhPJxhLRydjgIAH2R3a5FT+IxAae3hllmR2hAZmPNaudmLrmtcoWKB+ILWNP/z02az9Al+1ROVTw== X-Received: by 2002:a17:90b:ecd:: with SMTP id gz13mr5525485pjb.197.1596668499750; Wed, 05 Aug 2020 16:01:39 -0700 (PDT) Received: from gnu-cfl-2.localdomain (c-69-181-90-243.hsd1.ca.comcast.net. [69.181.90.243]) by smtp.gmail.com with ESMTPSA id q82sm5581639pfc.139.2020.08.05.16.01.38 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 05 Aug 2020 16:01:38 -0700 (PDT) Received: from gnu-cfl-2.localdomain (localhost [IPv6:::1]) by gnu-cfl-2.localdomain (Postfix) with ESMTP id 00D141A014B for ; Wed, 5 Aug 2020 16:01:37 -0700 (PDT) To: libc-alpha@sourceware.org Subject: V8 [PATCH 1/2] x86: Clear some CPU usable feature bits Date: Wed, 5 Aug 2020 16:01:36 -0700 Message-Id: <20200805230137.3572872-1-hjl.tools@gmail.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 X-Spam-Status: No, score=-2.8 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP, UNWANTED_LANGUAGE_BODY, UPPERCASE_50_75 autolearn=ham autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: "H.J. Lu via Libc-alpha" From: "H.J. Lu" Reply-To: "H.J. Lu" Errors-To: libc-alpha-bounces@sourceware.org Sender: "Libc-alpha" Clear CPU usable feature bits which may require consulting processor manual to determine how to use them in user space. --- sysdeps/x86/cpu-features.c | 59 +++++++++++++++++++++++++++++++++++++- 1 file changed, 58 insertions(+), 1 deletion(-) diff --git a/sysdeps/x86/cpu-features.c b/sysdeps/x86/cpu-features.c index 4c24ba7c31..5641a8293b 100644 --- a/sysdeps/x86/cpu-features.c +++ b/sysdeps/x86/cpu-features.c @@ -79,6 +79,64 @@ update_usable (struct cpu_features *cpu_features) CPU_FEATURE_UNSET (cpu_features, INDEX_7_EDX_21); CPU_FEATURE_UNSET (cpu_features, INDEX_7_EDX_23); + /* Before COMMON_CPUID_INDEX_80000001, clear the usable bits which may + require consulting processor manual to determine how to use them in + user space. */ + CPU_FEATURE_UNSET (cpu_features, DTES64); + CPU_FEATURE_UNSET (cpu_features, DS_CPL); + CPU_FEATURE_UNSET (cpu_features, VMX); + CPU_FEATURE_UNSET (cpu_features, SMX); + CPU_FEATURE_UNSET (cpu_features, EIST); + CPU_FEATURE_UNSET (cpu_features, TM2); + CPU_FEATURE_UNSET (cpu_features, CNXT_ID); + CPU_FEATURE_UNSET (cpu_features, SDBG); + CPU_FEATURE_UNSET (cpu_features, XTPRUPDCTRL); + CPU_FEATURE_UNSET (cpu_features, PDCM); + CPU_FEATURE_UNSET (cpu_features, PCID); + CPU_FEATURE_UNSET (cpu_features, DCA); + CPU_FEATURE_UNSET (cpu_features, X2APIC); + CPU_FEATURE_UNSET (cpu_features, TSC_DEADLINE); + CPU_FEATURE_UNSET (cpu_features, VME); + CPU_FEATURE_UNSET (cpu_features, DE); + CPU_FEATURE_UNSET (cpu_features, PSE); + CPU_FEATURE_UNSET (cpu_features, PAE); + CPU_FEATURE_UNSET (cpu_features, MCE); + CPU_FEATURE_UNSET (cpu_features, APIC); + CPU_FEATURE_UNSET (cpu_features, MTRR); + CPU_FEATURE_UNSET (cpu_features, PGE); + CPU_FEATURE_UNSET (cpu_features, MCA); + CPU_FEATURE_UNSET (cpu_features, PAT); + CPU_FEATURE_UNSET (cpu_features, PSE_36); + CPU_FEATURE_UNSET (cpu_features, DS); + CPU_FEATURE_UNSET (cpu_features, ACPI); + CPU_FEATURE_UNSET (cpu_features, SS); + CPU_FEATURE_UNSET (cpu_features, TM); + CPU_FEATURE_UNSET (cpu_features, PBE); + CPU_FEATURE_UNSET (cpu_features, TSC_ADJUST); + CPU_FEATURE_UNSET (cpu_features, SGX); + CPU_FEATURE_UNSET (cpu_features, HLE); + CPU_FEATURE_UNSET (cpu_features, SMEP); + CPU_FEATURE_UNSET (cpu_features, RTM); + CPU_FEATURE_UNSET (cpu_features, RDT_M); + CPU_FEATURE_UNSET (cpu_features, DEPR_FPU_CS_DS); + CPU_FEATURE_UNSET (cpu_features, RDT_A); + CPU_FEATURE_UNSET (cpu_features, SMAP); + CPU_FEATURE_UNSET (cpu_features, TRACE); + CPU_FEATURE_UNSET (cpu_features, UMIP); + CPU_FEATURE_UNSET (cpu_features, SHSTK); + CPU_FEATURE_UNSET (cpu_features, SGX_LC); + CPU_FEATURE_UNSET (cpu_features, PKS); + CPU_FEATURE_UNSET (cpu_features, MD_CLEAR); + CPU_FEATURE_UNSET (cpu_features, HYBRID); + CPU_FEATURE_UNSET (cpu_features, PCONFIG); + CPU_FEATURE_UNSET (cpu_features, IBT); + CPU_FEATURE_UNSET (cpu_features, IBRS_IBPB); + CPU_FEATURE_UNSET (cpu_features, STIBP); + CPU_FEATURE_UNSET (cpu_features, L1D_FLUSH); + CPU_FEATURE_UNSET (cpu_features, ARCH_CAPABILITIES); + CPU_FEATURE_UNSET (cpu_features, CORE_CAPABILITIES); + CPU_FEATURE_UNSET (cpu_features, SSBD); + /* EAX/EBX from COMMON_CPUID_INDEX_1 and EAX from COMMON_CPUID_INDEX_7 aren't used for CPU feature detection. */ cpu_features->features[COMMON_CPUID_INDEX_1].usable.eax = 0; @@ -106,7 +164,6 @@ update_usable (struct cpu_features *cpu_features) CPU_FEATURE_SET_USABLE (cpu_features, XGETBV_ECX_1); CPU_FEATURE_SET_USABLE (cpu_features, XSAVES); CPU_FEATURE_SET_USABLE (cpu_features, XFD); - CPU_FEATURE_SET_USABLE (cpu_features, INVARIANT_TSC); CPU_FEATURE_SET_USABLE (cpu_features, WBNOINVD); CPU_FEATURE_SET_USABLE (cpu_features, AVX512_BF16);