From patchwork Thu Nov 16 13:24:18 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joe Ramsay X-Patchwork-Id: 80032 X-Patchwork-Delegate: szabolcs.nagy@arm.com Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 426BE3858C78 for ; Thu, 16 Nov 2023 13:25:00 +0000 (GMT) X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from EUR01-DB5-obe.outbound.protection.outlook.com (mail-db5eur01on2057.outbound.protection.outlook.com [40.107.15.57]) by sourceware.org (Postfix) with ESMTPS id CD0733858D20 for ; Thu, 16 Nov 2023 13:24:39 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org CD0733858D20 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=arm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=arm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org CD0733858D20 Authentication-Results: server2.sourceware.org; arc=pass smtp.remote-ip=40.107.15.57 ARC-Seal: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1700141085; cv=pass; b=Mdv2bGTM88s/mKqBCSNFnL41tUB918YBZPI7DbNhPHPQmQqpujxW5I820b73JVO6Osu7KwX/dWQ6vXIBCkLo3Y5+BoCwfd/rGkSGNe3a7yUI+ZxN0LWhaHPG2db/em0hW1I04PWNyRis/i/WkhLiKd6wZh9mqccpAzxYV82nyU4= ARC-Message-Signature: i=3; a=rsa-sha256; d=sourceware.org; s=key; t=1700141085; c=relaxed/simple; bh=rJUYFB9tIL41z7m0VF2N2UneUCKEgJ2DpgRw11tvvDM=; h=DKIM-Signature:DKIM-Signature:From:To:Subject:Date:Message-ID: MIME-Version; b=XdgG+3aL1goLs/kKTVtGVPT1v/goguG+BLUqDSOK4BCtYw8SRRw+19yBDKh3Gfv4PummGGqlIxgLqyegriVvDdvqAixsfR3Egks4C9OXEDegZqv8TulLw/DeidyjvDXrVtGf4BhU/S5Kaq1xW9hyDzjBr1jYrfd0zsxYFBWS/pI= ARC-Authentication-Results: i=3; server2.sourceware.org ARC-Seal: i=2; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=pass; b=MdFBa7IlzCZbAl6xHV+wtbKP9GepK4D9WRnyd3tasLmg1jwhfONaMnYb4c1WccfUyMSLNtumOn7M6AXUmQHJQNaPoupxci6IYvLKVvgY3JVVB7hRFrqKyfd5j/CwDPIp2j/T3aWRthmo52r2M2NatKHjlJEV07skAZ3kbkrws1BHg1tecM+qsoWZ9PdmfsV1EaPPk1GruYNzVjUz4QjncpNETdBxXH6YDqOydj0oe+jRifRHYNRKccvaSUbleircfjIVqQaRjiMo7+Sj+/LI+CFAbRmYM8ZR79Qd0DdD+v8b6fw3Zidkr2UyqctIIeO7Uwnd2pvkJaqrLx7y1jRYNQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=KyTLelWA2cPKUX9ycBMaccEZChph4RIB724EOZ2BTXc=; b=GhROdQTCpTK2MoQHrEXLy14TSiQJhmhGQqADHTxu4hxf29ZjsF3P9TJ8PMfS94VdUz1F8WlZBAsLRAF8gvMu1hEEOFb24o1eihcG6OLZaucQNJ39tB7ARPjpAplORKdu59Iy0ZjPZph00m5RnDNXj2A9PxxH6xoN+GYyxm4GodqstrvewPxMMULF1wPyf9yEHL3K9CQ/QqynLbSzdKJBKpX134qR3zeaDNZuFxSWz3zAn/nPxYmRheIN+ihx+KoMlgPSrP+AKZjQT+ApxFS4+nY5nHexEOksbesMhPD05Oc15a9+V9Fp9Il+TQ7UNVMTHoDDPJ/Vj9I9euAMceL7Eg== ARC-Authentication-Results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com; arc=pass (0 oda=1 ltdi=1 spf=[1, 1, smtp.mailfrom=arm.com] dmarc=[1, 1, header.from=arm.com]) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KyTLelWA2cPKUX9ycBMaccEZChph4RIB724EOZ2BTXc=; b=a2KLN0W2M7h1x1HtFRnIqDdwULNfW88ztI+osHHKIWMSuEyrDgMwYMZwkvVdGTukApYwO/0OuJbs79O0abz9SBeTZXc1OlbABfOLlEGQbiW+XrlTA2TRIb+cmKxdHYlQlZEcpGEjXQoR+uhgWvzRwfXWZzg60BgdCEtxVsSkrZ0= Received: from AS4P251CA0010.EURP251.PROD.OUTLOOK.COM (2603:10a6:20b:5d2::12) by AM0PR08MB5490.eurprd08.prod.outlook.com (2603:10a6:208:184::23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6977.26; Thu, 16 Nov 2023 13:24:30 +0000 Received: from AMS1EPF00000049.eurprd04.prod.outlook.com (2603:10a6:20b:5d2:cafe::ea) by AS4P251CA0010.outlook.office365.com (2603:10a6:20b:5d2::12) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7002.19 via Frontend Transport; Thu, 16 Nov 2023 13:24:30 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 63.35.35.123) smtp.mailfrom=arm.com; dkim=pass (signature was verified) header.d=armh.onmicrosoft.com;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 63.35.35.123 as permitted sender) receiver=protection.outlook.com; client-ip=63.35.35.123; helo=64aa7808-outbound-1.mta.getcheckrecipient.com; pr=C Received: from 64aa7808-outbound-1.mta.getcheckrecipient.com (63.35.35.123) by AMS1EPF00000049.mail.protection.outlook.com (10.167.16.133) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7002.20 via Frontend Transport; Thu, 16 Nov 2023 13:24:30 +0000 Received: ("Tessian outbound 8289ea11ec17:v228"); Thu, 16 Nov 2023 13:24:30 +0000 X-CheckRecipientChecked: true X-CR-MTA-CID: d1fa4d67b8a0a9c1 X-CR-MTA-TID: 64aa7808 Received: from 1617629d650e.1 by 64aa7808-outbound-1.mta.getcheckrecipient.com id CAF9226A-41C6-4648-8435-3F6CE7EB1C03.1; Thu, 16 Nov 2023 13:24:23 +0000 Received: from EUR05-VI1-obe.outbound.protection.outlook.com by 64aa7808-outbound-1.mta.getcheckrecipient.com with ESMTPS id 1617629d650e.1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384); Thu, 16 Nov 2023 13:24:23 +0000 ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=cKoPqyw88BtR7GtEg9cKAxGDbIomryV7xhifXmLxzdH/f6FGbYEkC7Tik/vJhiIL6j9RBEHiC65+wtWy95a4+5//FT4C8Th4qGrTziLCrufSFgno5xpbYvck7sJ1RVeS2DcOJxuhoTPzTNzUFkVgqJwRO0iBJnlpnrMAIEY6shJYEBef623Vg5E/qBdNu2bivbfXpb4WAq1i5u0gwf8owvwbc4QM+5AauV+QGwBoB9ordD89kA9aZOsb7tA3ub+cPfZfGIiFlKnPw/3S3/xWQgBr/01AD6ACrrcNzcVnA0Llw3r2Y+B2Sl8NJW9eePg8eC/dnh4n+9TTg6VXKozUpQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=KyTLelWA2cPKUX9ycBMaccEZChph4RIB724EOZ2BTXc=; b=c6BhLpW9Aggvk0RMLW1wjmDKZvgjHhaZgA5duRrJITbWQq0UGRG9GJZzuHdLEu6wyV9ntF8gr6Id6YlIlRs8m0fSvSQM6crp9jCWxBKoZ09a1IasY55cQZNmtq5Fyi7cu9WRhnPHlFWcI2dhvXJGgba2k0UlTjtboXY3a0PKr3rlVeA7WIpNwFfB5FdtQwQHcjnjutRTn/HqXSWTkBUrk6mo4vzyA3ALiEgnfNKtqK2pt9BQ9scSZCa4fxEEdSMHC+PGy10QXDO5UVLO74TBJf+fYHo8aKtfDE5WpeaNm/zt1SvvrMdAWmcTea8nTkYP32OJe8WCu7ej6krhSYU/Ng== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=sourceware.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=armh.onmicrosoft.com; s=selector2-armh-onmicrosoft-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=KyTLelWA2cPKUX9ycBMaccEZChph4RIB724EOZ2BTXc=; b=a2KLN0W2M7h1x1HtFRnIqDdwULNfW88ztI+osHHKIWMSuEyrDgMwYMZwkvVdGTukApYwO/0OuJbs79O0abz9SBeTZXc1OlbABfOLlEGQbiW+XrlTA2TRIb+cmKxdHYlQlZEcpGEjXQoR+uhgWvzRwfXWZzg60BgdCEtxVsSkrZ0= Received: from AS9PR05CA0167.eurprd05.prod.outlook.com (2603:10a6:20b:496::26) by AS8PR08MB9525.eurprd08.prod.outlook.com (2603:10a6:20b:61f::22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7002.20; Thu, 16 Nov 2023 13:24:21 +0000 Received: from AMS0EPF000001B7.eurprd05.prod.outlook.com (2603:10a6:20b:496:cafe::7a) by AS9PR05CA0167.outlook.office365.com (2603:10a6:20b:496::26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7002.20 via Frontend Transport; Thu, 16 Nov 2023 13:24:21 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 40.67.248.234) smtp.mailfrom=arm.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=arm.com; Received-SPF: Pass (protection.outlook.com: domain of arm.com designates 40.67.248.234 as permitted sender) receiver=protection.outlook.com; client-ip=40.67.248.234; helo=nebula.arm.com; pr=C Received: from nebula.arm.com (40.67.248.234) by AMS0EPF000001B7.mail.protection.outlook.com (10.167.16.171) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.20.7002.19 via Frontend Transport; Thu, 16 Nov 2023 13:24:20 +0000 Received: from AZ-NEU-EX04.Arm.com (10.251.24.32) by AZ-NEU-EX03.Arm.com (10.251.24.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.32; Thu, 16 Nov 2023 13:24:19 +0000 Received: from vcn-man-apps.manchester.arm.com (10.32.108.22) by mail.arm.com (10.251.24.32) with Microsoft SMTP Server id 15.1.2507.32 via Frontend Transport; Thu, 16 Nov 2023 13:24:19 +0000 From: Joe Ramsay To: CC: Joe Ramsay Subject: [PATCH v2] aarch64: Add vector implementations of expm1 routines Date: Thu, 16 Nov 2023 13:24:18 +0000 Message-ID: <20231116132418.27183-1-Joe.Ramsay@arm.com> X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 X-EOPAttributedMessage: 1 X-MS-TrafficTypeDiagnostic: AMS0EPF000001B7:EE_|AS8PR08MB9525:EE_|AMS1EPF00000049:EE_|AM0PR08MB5490:EE_ X-MS-Office365-Filtering-Correlation-Id: 4b4cf1df-e28f-4154-3405-08dbe6a75d97 x-checkrecipientrouted: true NoDisclaimer: true X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam-Untrusted: BCL:0; X-Microsoft-Antispam-Message-Info-Original: 78sPRCmFWlSH/1lfHuudojNLHXm4tOsaZwWWig/pv24kpaqPH1LT6KvMJ9R1CpGSPn0ru9pJETcPeLqbH4UXJULauDenri0plN31fbP6zLpq5nA92rf+uX98as1Gj8JuSAeuv9D30xOgeXKSBUrirOIcmNakyEyx4ZJwic2VEOx7qy2PvxzjVprZOvvhi3WjLhmqcBpWDZtcZ+rORPduwgIjilZUrbjYYzRd7lUkD4XRSAaKKRD3BuI+qmn55ZeQj3Ix0nhlUDqUZSdaKJfgGnYiQkrWwxuJ2yHE9APS6TkvSiOF3qNyk5O/am4oqMKSfxyaqeIbovSNXAAW7pz9XN0GlxVEm/HS08lFI9V7D1lr3TVGVrUlg9qifUtjsC9GDKFoMyATbmbGS3n70wJBEpb6rgyedcYwpetC2CpASfovwQV0yTni3JGPYT6k/MzVyC0ew71n0QSHBbtXRR9JGzqasZoQPYvLwuNgeOaLg9AKMho70d7yhZht3YRVjwCYQUw3rEGyGZQHTtbvnN9j3A4p5p26PJ1Fvp+vMLVUkSbaUxmsOwil72RnCyyVijkhM7NAaNv7eFSTrDxhxn+J6xzM4JloPcLTXv9PeCkga5ixZtprHJ7OzzAVOu/vHW2Bebftt3CTHuB1bdg9N2td7yPkgPdVMIXn65iQre/SEylruFX04UlEn9xlBHdmdLq7G1qpekMOfgKQdpbdQKB9H76SQlnLyvdrx/jiukAXUabavwhr+1farJsAJy+ZG3TjHJ6C6W2HPxjjY7Lu/6tStzUyezgpnBudrH52Dr41vq+HtFZR4ahSQSXbIEYs5pv/WiBBdRihenOM89EFVdMuQw== X-Forefront-Antispam-Report-Untrusted: CIP:40.67.248.234; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:NLI; SFV:NSPM; H:nebula.arm.com; PTR:InfoDomainNonexistent; CAT:NONE; SFS:(13230031)(4636009)(39860400002)(396003)(346002)(136003)(376002)(230922051799003)(451199024)(64100799003)(82310400011)(1800799009)(186009)(36840700001)(46966006)(40470700004)(26005)(40460700003)(1076003)(36756003)(426003)(336012)(2616005)(83380400001)(36860700001)(5660300002)(47076005)(8676002)(8936002)(4326008)(478600001)(41300700001)(2906002)(30864003)(316002)(7696005)(6916009)(70206006)(70586007)(82740400003)(86362001)(356005)(81166007)(40480700001)(2004002)(36900700001)(579004)(473944003)(357404004); DIR:OUT; SFP:1101; X-MS-Exchange-Transport-CrossTenantHeadersStamped: AS8PR08MB9525 X-MS-Exchange-Transport-CrossTenantHeadersStripped: AMS1EPF00000049.eurprd04.prod.outlook.com X-MS-PublicTrafficType: Email X-MS-Office365-Filtering-Correlation-Id-Prvs: 084da4d5-b3c5-431d-9773-08dbe6a757c6 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: u6wLkH0XTQv5YIRacK6ApCXuEnhHRqUDU9gk40Bn6JzIBFlATYcHmmcFOzfDz2uUHIoh2U0t2pj5N4HKlwT6AtLlHRX8m38sRNYq0dRe+8p70043sHOQOMkKr/LNktfAM+tyl3DTrPPMPW/vNauoblfLkVE8kS6OzcD2T+3+mxcK/pda8IFtUzIR4A7Y2gcSA5nCHfMyBga/+ZS/q7plXob53r6jN6dIdsfpXjCyGGtKFCve9KBs1F9xx5KVb8R64uWSKCW4YS4mF8w+vUmicL07+FKqe25tIYM1NykPVkWdbADB13RmvtCQAZbrvDu+v6O8siogTg6sVKU6FUQtJVBMZKIGgEENSVSVN4/Vb6rORuivrSBbm5cTqbHtIgyNl73Hg45sU6t5Qakzc20U3PcIpa6mGwiaC3XAUZ/Ha5i0fKjkN4SDUEynjymG9Wow4P/o9ygFFwBTf0HUznQxZw5P1aW/cTqMgKMDN29PzWbJK1mhDh/T4O4jL1l1TG2HFXOIxykTSG9V/2xfWOSdDoRlVA/4WyW9xMdh5Mffu6ZqkE6haOAiSZVR1Ee9NgEsrdyTvqxP8AYpTjoAtdsnmP7YjAyl1Hc33ppVvA59f5ov+4jORXzV9BXholaQlHHA14IiWXDK/6xrpzJcXw/l7cJ0x/XDqp5mHBXwo/X/oVRUS8bMMwEJDEN1Qn/nykStlI9mE65p/nXJGKm8OBTDB+awaIoIMuL7BV/A4uxXl9IDy1gqdsfb0PDxnnFbIJNIgo/YfnjUn34urUpb5qYkOgGfW/g99XNtffSR673Mgtg= X-Forefront-Antispam-Report: CIP:63.35.35.123; CTRY:IE; LANG:en; SCL:1; SRV:; IPV:CAL; SFV:NSPM; H:64aa7808-outbound-1.mta.getcheckrecipient.com; PTR:ec2-63-35-35-123.eu-west-1.compute.amazonaws.com; CAT:NONE; SFS:(13230031)(4636009)(136003)(396003)(376002)(346002)(39860400002)(230922051799003)(451199024)(64100799003)(1800799009)(82310400011)(186009)(36840700001)(46966006)(40470700004)(7696005)(478600001)(8936002)(4326008)(8676002)(1076003)(41300700001)(316002)(70586007)(5660300002)(26005)(2616005)(70206006)(6916009)(30864003)(336012)(426003)(40480700001)(2906002)(47076005)(40460700003)(81166007)(36860700001)(86362001)(83380400001)(82740400003)(36756003)(2004002)(579004)(473944003)(357404004); DIR:OUT; SFP:1101; X-OriginatorOrg: arm.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 16 Nov 2023 13:24:30.6549 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: 4b4cf1df-e28f-4154-3405-08dbe6a75d97 X-MS-Exchange-CrossTenant-Id: f34e5979-57d9-4aaa-ad4d-b122a662184d X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=f34e5979-57d9-4aaa-ad4d-b122a662184d; Ip=[63.35.35.123]; Helo=[64aa7808-outbound-1.mta.getcheckrecipient.com] X-MS-Exchange-CrossTenant-AuthSource: AMS1EPF00000049.eurprd04.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: AM0PR08MB5490 X-Spam-Status: No, score=-12.4 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, FORGED_SPF_HELO, GIT_PATCH_0, KAM_DMARC_NONE, KAM_LOTSOFHASH, KAM_SHORT, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, SPF_HELO_PASS, SPF_NONE, TXREP, T_SCC_BODY_TEXT_LINE, UNPARSEABLE_RELAY autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: libc-alpha-bounces+patchwork=sourceware.org@sourceware.org May discard sign of 0 - auto tests for -0 and -0x1p-10000 updated accordingly. --- Changes from v1: - Fixed failing test for input which rounds to -0 Thanks, Joe math/auto-libm-test-in | 4 +- math/auto-libm-test-out-expm1 | 212 +++++++++--------- sysdeps/aarch64/fpu/Makefile | 1 + sysdeps/aarch64/fpu/Versions | 4 + sysdeps/aarch64/fpu/bits/math-vector.h | 4 + sysdeps/aarch64/fpu/expm1_advsimd.c | 122 ++++++++++ sysdeps/aarch64/fpu/expm1_sve.c | 99 ++++++++ sysdeps/aarch64/fpu/expm1f_advsimd.c | 117 ++++++++++ sysdeps/aarch64/fpu/expm1f_sve.c | 99 ++++++++ .../fpu/test-double-advsimd-wrappers.c | 1 + .../aarch64/fpu/test-double-sve-wrappers.c | 1 + .../aarch64/fpu/test-float-advsimd-wrappers.c | 1 + sysdeps/aarch64/fpu/test-float-sve-wrappers.c | 1 + sysdeps/aarch64/libm-test-ulps | 8 + .../unix/sysv/linux/aarch64/libmvec.abilist | 4 + 15 files changed, 570 insertions(+), 108 deletions(-) create mode 100644 sysdeps/aarch64/fpu/expm1_advsimd.c create mode 100644 sysdeps/aarch64/fpu/expm1_sve.c create mode 100644 sysdeps/aarch64/fpu/expm1f_advsimd.c create mode 100644 sysdeps/aarch64/fpu/expm1f_sve.c diff --git a/math/auto-libm-test-in b/math/auto-libm-test-in index a8d6674c98..897a336469 100644 --- a/math/auto-libm-test-in +++ b/math/auto-libm-test-in @@ -5354,7 +5354,7 @@ exp2 -0x4.8ce878p-4 exp2 0xf.93d18bf7be8d272p-4 expm1 0 -expm1 -0 +expm1 -0 no-mathvec expm1 1 expm1 0.75 expm1 2 @@ -5419,7 +5419,7 @@ expm1 -0x1p-100 expm1 0x1p-600 expm1 -0x1p-600 expm1 0x1p-10000 -expm1 -0x1p-10000 +expm1 -0x1p-10000 no-mathvec expm1 0xe.4152ac57cd1ea7ap-60 expm1 0x6.660247486aed8p-4 expm1 0x6.289a78p-4 diff --git a/math/auto-libm-test-out-expm1 b/math/auto-libm-test-out-expm1 index 8483455801..91da41b7f6 100644 --- a/math/auto-libm-test-out-expm1 +++ b/math/auto-libm-test-out-expm1 @@ -23,31 +23,31 @@ expm1 0 = expm1 tonearest ibm128 0x0p+0 : 0x0p+0 : inexact-ok = expm1 towardzero ibm128 0x0p+0 : 0x0p+0 : inexact-ok = expm1 upward ibm128 0x0p+0 : 0x0p+0 : inexact-ok -expm1 -0 -= expm1 downward binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward ibm128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest ibm128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero ibm128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward ibm128 -0x0p+0 : -0x0p+0 : inexact-ok +expm1 -0 no-mathvec += expm1 downward binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok expm1 1 = expm1 downward binary32 0x1p+0 : 0x1.b7e15p+0 : inexact-ok = expm1 tonearest binary32 0x1p+0 : 0x1.b7e152p+0 : inexact-ok @@ -1880,87 +1880,87 @@ expm1 0x1p-10000 = expm1 tonearest binary128 0x1p-10000 : 0x1p-10000 : inexact-ok = expm1 towardzero binary128 0x1p-10000 : 0x1p-10000 : inexact-ok = expm1 upward binary128 0x1p-10000 : 0x1.0000000000000000000000000001p-10000 : inexact-ok -expm1 -0x1p-10000 -= expm1 downward binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward binary32 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward binary64 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward intel96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward m68k96 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward binary128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward ibm128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 tonearest ibm128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 towardzero ibm128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 upward ibm128 -0x0p+0 : -0x0p+0 : inexact-ok -= expm1 downward binary32 -0x8p-152 : -0x8p-152 : inexact-ok underflow errno-erange-ok -= expm1 tonearest binary32 -0x8p-152 : -0x8p-152 : inexact-ok underflow errno-erange-ok -= expm1 towardzero binary32 -0x8p-152 : -0x0p+0 : inexact-ok underflow errno-erange-ok -= expm1 upward binary32 -0x8p-152 : -0x0p+0 : inexact-ok underflow errno-erange-ok -= expm1 downward binary64 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 tonearest binary64 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 towardzero binary64 -0x8p-152 : -0x7.ffffffffffffcp-152 : inexact-ok -= expm1 upward binary64 -0x8p-152 : -0x7.ffffffffffffcp-152 : inexact-ok -= expm1 downward intel96 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 tonearest intel96 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 towardzero intel96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : inexact-ok -= expm1 upward intel96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : inexact-ok -= expm1 downward m68k96 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 tonearest m68k96 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 towardzero m68k96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : inexact-ok -= expm1 upward m68k96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : inexact-ok -= expm1 downward binary128 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 tonearest binary128 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 towardzero binary128 -0x8p-152 : -0x7.fffffffffffffffffffffffffffcp-152 : inexact-ok -= expm1 upward binary128 -0x8p-152 : -0x7.fffffffffffffffffffffffffffcp-152 : inexact-ok -= expm1 downward ibm128 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 tonearest ibm128 -0x8p-152 : -0x8p-152 : inexact-ok -= expm1 towardzero ibm128 -0x8p-152 : -0x7.fffffffffffffffffffffffffep-152 : inexact-ok -= expm1 upward ibm128 -0x8p-152 : -0x7.fffffffffffffffffffffffffep-152 : inexact-ok -= expm1 downward binary64 -0x4p-1076 : -0x4p-1076 : inexact-ok underflow errno-erange-ok -= expm1 tonearest binary64 -0x4p-1076 : -0x4p-1076 : inexact-ok underflow errno-erange-ok -= expm1 towardzero binary64 -0x4p-1076 : -0x0p+0 : inexact-ok underflow errno-erange-ok -= expm1 upward binary64 -0x4p-1076 : -0x0p+0 : inexact-ok underflow errno-erange-ok -= expm1 downward intel96 -0x4p-1076 : -0x4p-1076 : inexact-ok -= expm1 tonearest intel96 -0x4p-1076 : -0x4p-1076 : inexact-ok -= expm1 towardzero intel96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : inexact-ok -= expm1 upward intel96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : inexact-ok -= expm1 downward m68k96 -0x4p-1076 : -0x4p-1076 : inexact-ok -= expm1 tonearest m68k96 -0x4p-1076 : -0x4p-1076 : inexact-ok -= expm1 towardzero m68k96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : inexact-ok -= expm1 upward m68k96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : inexact-ok -= expm1 downward binary128 -0x4p-1076 : -0x4p-1076 : inexact-ok -= expm1 tonearest binary128 -0x4p-1076 : -0x4p-1076 : inexact-ok -= expm1 towardzero binary128 -0x4p-1076 : -0x3.fffffffffffffffffffffffffffep-1076 : inexact-ok -= expm1 upward binary128 -0x4p-1076 : -0x3.fffffffffffffffffffffffffffep-1076 : inexact-ok -= expm1 downward ibm128 -0x4p-1076 : -0x4p-1076 : xfail:ibm128-libgcc inexact-ok underflow errno-erange-ok -= expm1 tonearest ibm128 -0x4p-1076 : -0x4p-1076 : inexact-ok underflow errno-erange-ok -= expm1 towardzero ibm128 -0x4p-1076 : -0x0p+0 : xfail:ibm128-libgcc inexact-ok underflow errno-erange-ok -= expm1 upward ibm128 -0x4p-1076 : -0x0p+0 : xfail:ibm128-libgcc inexact-ok underflow errno-erange-ok -= expm1 downward intel96 -0x1p-10000 : -0x1p-10000 : inexact-ok -= expm1 tonearest intel96 -0x1p-10000 : -0x1p-10000 : inexact-ok -= expm1 towardzero intel96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : inexact-ok -= expm1 upward intel96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : inexact-ok -= expm1 downward m68k96 -0x1p-10000 : -0x1p-10000 : inexact-ok -= expm1 tonearest m68k96 -0x1p-10000 : -0x1p-10000 : inexact-ok -= expm1 towardzero m68k96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : inexact-ok -= expm1 upward m68k96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : inexact-ok -= expm1 downward binary128 -0x1p-10000 : -0x1p-10000 : inexact-ok -= expm1 tonearest binary128 -0x1p-10000 : -0x1p-10000 : inexact-ok -= expm1 towardzero binary128 -0x1p-10000 : -0xf.fffffffffffffffffffffffffff8p-10004 : inexact-ok -= expm1 upward binary128 -0x1p-10000 : -0xf.fffffffffffffffffffffffffff8p-10004 : inexact-ok +expm1 -0x1p-10000 no-mathvec += expm1 downward binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward binary32 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward binary64 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward intel96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward m68k96 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward binary128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 tonearest ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 towardzero ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 upward ibm128 -0x0p+0 : -0x0p+0 : no-mathvec inexact-ok += expm1 downward binary32 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 tonearest binary32 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 towardzero binary32 -0x8p-152 : -0x0p+0 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 upward binary32 -0x8p-152 : -0x0p+0 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 downward binary64 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 tonearest binary64 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 towardzero binary64 -0x8p-152 : -0x7.ffffffffffffcp-152 : no-mathvec inexact-ok += expm1 upward binary64 -0x8p-152 : -0x7.ffffffffffffcp-152 : no-mathvec inexact-ok += expm1 downward intel96 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 tonearest intel96 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 towardzero intel96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : no-mathvec inexact-ok += expm1 upward intel96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : no-mathvec inexact-ok += expm1 downward m68k96 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 tonearest m68k96 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 towardzero m68k96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : no-mathvec inexact-ok += expm1 upward m68k96 -0x8p-152 : -0x7.fffffffffffffff8p-152 : no-mathvec inexact-ok += expm1 downward binary128 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 tonearest binary128 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 towardzero binary128 -0x8p-152 : -0x7.fffffffffffffffffffffffffffcp-152 : no-mathvec inexact-ok += expm1 upward binary128 -0x8p-152 : -0x7.fffffffffffffffffffffffffffcp-152 : no-mathvec inexact-ok += expm1 downward ibm128 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 tonearest ibm128 -0x8p-152 : -0x8p-152 : no-mathvec inexact-ok += expm1 towardzero ibm128 -0x8p-152 : -0x7.fffffffffffffffffffffffffep-152 : no-mathvec inexact-ok += expm1 upward ibm128 -0x8p-152 : -0x7.fffffffffffffffffffffffffep-152 : no-mathvec inexact-ok += expm1 downward binary64 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 tonearest binary64 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 towardzero binary64 -0x4p-1076 : -0x0p+0 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 upward binary64 -0x4p-1076 : -0x0p+0 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 downward intel96 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok += expm1 tonearest intel96 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok += expm1 towardzero intel96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : no-mathvec inexact-ok += expm1 upward intel96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : no-mathvec inexact-ok += expm1 downward m68k96 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok += expm1 tonearest m68k96 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok += expm1 towardzero m68k96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : no-mathvec inexact-ok += expm1 upward m68k96 -0x4p-1076 : -0x3.fffffffffffffffcp-1076 : no-mathvec inexact-ok += expm1 downward binary128 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok += expm1 tonearest binary128 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok += expm1 towardzero binary128 -0x4p-1076 : -0x3.fffffffffffffffffffffffffffep-1076 : no-mathvec inexact-ok += expm1 upward binary128 -0x4p-1076 : -0x3.fffffffffffffffffffffffffffep-1076 : no-mathvec inexact-ok += expm1 downward ibm128 -0x4p-1076 : -0x4p-1076 : no-mathvec xfail:ibm128-libgcc inexact-ok underflow errno-erange-ok += expm1 tonearest ibm128 -0x4p-1076 : -0x4p-1076 : no-mathvec inexact-ok underflow errno-erange-ok += expm1 towardzero ibm128 -0x4p-1076 : -0x0p+0 : no-mathvec xfail:ibm128-libgcc inexact-ok underflow errno-erange-ok += expm1 upward ibm128 -0x4p-1076 : -0x0p+0 : no-mathvec xfail:ibm128-libgcc inexact-ok underflow errno-erange-ok += expm1 downward intel96 -0x1p-10000 : -0x1p-10000 : no-mathvec inexact-ok += expm1 tonearest intel96 -0x1p-10000 : -0x1p-10000 : no-mathvec inexact-ok += expm1 towardzero intel96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : no-mathvec inexact-ok += expm1 upward intel96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : no-mathvec inexact-ok += expm1 downward m68k96 -0x1p-10000 : -0x1p-10000 : no-mathvec inexact-ok += expm1 tonearest m68k96 -0x1p-10000 : -0x1p-10000 : no-mathvec inexact-ok += expm1 towardzero m68k96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : no-mathvec inexact-ok += expm1 upward m68k96 -0x1p-10000 : -0xf.fffffffffffffffp-10004 : no-mathvec inexact-ok += expm1 downward binary128 -0x1p-10000 : -0x1p-10000 : no-mathvec inexact-ok += expm1 tonearest binary128 -0x1p-10000 : -0x1p-10000 : no-mathvec inexact-ok += expm1 towardzero binary128 -0x1p-10000 : -0xf.fffffffffffffffffffffffffff8p-10004 : no-mathvec inexact-ok += expm1 upward binary128 -0x1p-10000 : -0xf.fffffffffffffffffffffffffff8p-10004 : no-mathvec inexact-ok expm1 0xe.4152ac57cd1ea7ap-60 = expm1 downward binary32 0xe.4152bp-60 : 0xe.4152bp-60 : inexact-ok = expm1 tonearest binary32 0xe.4152bp-60 : 0xe.4152bp-60 : inexact-ok diff --git a/sysdeps/aarch64/fpu/Makefile b/sysdeps/aarch64/fpu/Makefile index c77c709edd..1fe4b52682 100644 --- a/sysdeps/aarch64/fpu/Makefile +++ b/sysdeps/aarch64/fpu/Makefile @@ -6,6 +6,7 @@ libmvec-supported-funcs = acos \ exp \ exp10 \ exp2 \ + expm1 \ log \ log10 \ log1p \ diff --git a/sysdeps/aarch64/fpu/Versions b/sysdeps/aarch64/fpu/Versions index 2543649fbe..aaacacaebe 100644 --- a/sysdeps/aarch64/fpu/Versions +++ b/sysdeps/aarch64/fpu/Versions @@ -42,6 +42,10 @@ libmvec { _ZGVnN2v_exp2; _ZGVsMxv_exp2f; _ZGVsMxv_exp2; + _ZGVnN4v_expm1f; + _ZGVnN2v_expm1; + _ZGVsMxv_expm1f; + _ZGVsMxv_expm1; _ZGVnN4v_log10f; _ZGVnN2v_log10; _ZGVsMxv_log10f; diff --git a/sysdeps/aarch64/fpu/bits/math-vector.h b/sysdeps/aarch64/fpu/bits/math-vector.h index 51915cef22..52aad95e3b 100644 --- a/sysdeps/aarch64/fpu/bits/math-vector.h +++ b/sysdeps/aarch64/fpu/bits/math-vector.h @@ -57,6 +57,7 @@ __vpcs __f32x4_t _ZGVnN4v_cosf (__f32x4_t); __vpcs __f32x4_t _ZGVnN4v_expf (__f32x4_t); __vpcs __f32x4_t _ZGVnN4v_exp10f (__f32x4_t); __vpcs __f32x4_t _ZGVnN4v_exp2f (__f32x4_t); +__vpcs __f32x4_t _ZGVnN4v_expm1f (__f32x4_t); __vpcs __f32x4_t _ZGVnN4v_logf (__f32x4_t); __vpcs __f32x4_t _ZGVnN4v_log10f (__f32x4_t); __vpcs __f32x4_t _ZGVnN4v_log1pf (__f32x4_t); @@ -72,6 +73,7 @@ __vpcs __f64x2_t _ZGVnN2v_cos (__f64x2_t); __vpcs __f64x2_t _ZGVnN2v_exp (__f64x2_t); __vpcs __f64x2_t _ZGVnN2v_exp10 (__f64x2_t); __vpcs __f64x2_t _ZGVnN2v_exp2 (__f64x2_t); +__vpcs __f64x2_t _ZGVnN2v_expm1 (__f64x2_t); __vpcs __f64x2_t _ZGVnN2v_log (__f64x2_t); __vpcs __f64x2_t _ZGVnN2v_log10 (__f64x2_t); __vpcs __f64x2_t _ZGVnN2v_log1p (__f64x2_t); @@ -92,6 +94,7 @@ __sv_f32_t _ZGVsMxv_cosf (__sv_f32_t, __sv_bool_t); __sv_f32_t _ZGVsMxv_expf (__sv_f32_t, __sv_bool_t); __sv_f32_t _ZGVsMxv_exp10f (__sv_f32_t, __sv_bool_t); __sv_f32_t _ZGVsMxv_exp2f (__sv_f32_t, __sv_bool_t); +__sv_f32_t _ZGVsMxv_expm1f (__sv_f32_t, __sv_bool_t); __sv_f32_t _ZGVsMxv_logf (__sv_f32_t, __sv_bool_t); __sv_f32_t _ZGVsMxv_log10f (__sv_f32_t, __sv_bool_t); __sv_f32_t _ZGVsMxv_log1pf (__sv_f32_t, __sv_bool_t); @@ -107,6 +110,7 @@ __sv_f64_t _ZGVsMxv_cos (__sv_f64_t, __sv_bool_t); __sv_f64_t _ZGVsMxv_exp (__sv_f64_t, __sv_bool_t); __sv_f64_t _ZGVsMxv_exp10 (__sv_f64_t, __sv_bool_t); __sv_f64_t _ZGVsMxv_exp2 (__sv_f64_t, __sv_bool_t); +__sv_f64_t _ZGVsMxv_expm1 (__sv_f64_t, __sv_bool_t); __sv_f64_t _ZGVsMxv_log (__sv_f64_t, __sv_bool_t); __sv_f64_t _ZGVsMxv_log10 (__sv_f64_t, __sv_bool_t); __sv_f64_t _ZGVsMxv_log1p (__sv_f64_t, __sv_bool_t); diff --git a/sysdeps/aarch64/fpu/expm1_advsimd.c b/sysdeps/aarch64/fpu/expm1_advsimd.c new file mode 100644 index 0000000000..a3aed8e35b --- /dev/null +++ b/sysdeps/aarch64/fpu/expm1_advsimd.c @@ -0,0 +1,122 @@ +/* Double-precision AdvSIMD expm1 + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "v_math.h" +#include "poly_advsimd_f64.h" + +static const struct data +{ + float64x2_t poly[11]; + float64x2_t invln2, ln2_lo, ln2_hi, shift; + int64x2_t exponent_bias; +#if WANT_SIMD_EXCEPT + uint64x2_t thresh, tiny_bound; +#else + float64x2_t oflow_bound; +#endif +} data = { + /* Generated using fpminimax, with degree=12 in [log(2)/2, log(2)/2]. */ + .poly = { V2 (0x1p-1), V2 (0x1.5555555555559p-3), V2 (0x1.555555555554bp-5), + V2 (0x1.111111110f663p-7), V2 (0x1.6c16c16c1b5f3p-10), + V2 (0x1.a01a01affa35dp-13), V2 (0x1.a01a018b4ecbbp-16), + V2 (0x1.71ddf82db5bb4p-19), V2 (0x1.27e517fc0d54bp-22), + V2 (0x1.af5eedae67435p-26), V2 (0x1.1f143d060a28ap-29) }, + .invln2 = V2 (0x1.71547652b82fep0), + .ln2_hi = V2 (0x1.62e42fefa39efp-1), + .ln2_lo = V2 (0x1.abc9e3b39803fp-56), + .shift = V2 (0x1.8p52), + .exponent_bias = V2 (0x3ff0000000000000), +#if WANT_SIMD_EXCEPT + /* asuint64(oflow_bound) - asuint64(0x1p-51), shifted left by 1 for abs + compare. */ + .thresh = V2 (0x78c56fa6d34b552), + /* asuint64(0x1p-51) << 1. */ + .tiny_bound = V2 (0x3cc0000000000000 << 1), +#else + /* Value above which expm1(x) should overflow. Absolute value of the + underflow bound is greater than this, so it catches both cases - there is + a small window where fallbacks are triggered unnecessarily. */ + .oflow_bound = V2 (0x1.62b7d369a5aa9p+9), +#endif +}; + +static float64x2_t VPCS_ATTR NOINLINE +special_case (float64x2_t x, float64x2_t y, uint64x2_t special) +{ + return v_call_f64 (expm1, x, y, special); +} + +/* Double-precision vector exp(x) - 1 function. + The maximum error observed error is 2.18 ULP: + _ZGVnN2v_expm1 (0x1.634ba0c237d7bp-2) got 0x1.a8b9ea8d66e22p-2 + want 0x1.a8b9ea8d66e2p-2. */ +float64x2_t VPCS_ATTR V_NAME_D1 (expm1) (float64x2_t x) +{ + const struct data *d = ptr_barrier (&data); + + uint64x2_t ix = vreinterpretq_u64_f64 (x); + +#if WANT_SIMD_EXCEPT + /* If fp exceptions are to be triggered correctly, fall back to scalar for + |x| < 2^-51, |x| > oflow_bound, Inf & NaN. Add ix to itself for + shift-left by 1, and compare with thresh which was left-shifted offline - + this is effectively an absolute compare. */ + uint64x2_t special + = vcgeq_u64 (vsubq_u64 (vaddq_u64 (ix, ix), d->tiny_bound), d->thresh); + if (__glibc_unlikely (v_any_u64 (special))) + x = v_zerofy_f64 (x, special); +#else + /* Large input, NaNs and Infs. */ + uint64x2_t special = vceqzq_u64 (vcaltq_f64 (x, d->oflow_bound)); +#endif + + /* Reduce argument to smaller range: + Let i = round(x / ln2) + and f = x - i * ln2, then f is in [-ln2/2, ln2/2]. + exp(x) - 1 = 2^i * (expm1(f) + 1) - 1 + where 2^i is exact because i is an integer. */ + float64x2_t n = vsubq_f64 (vfmaq_f64 (d->shift, d->invln2, x), d->shift); + int64x2_t i = vcvtq_s64_f64 (n); + float64x2_t f = vfmsq_f64 (x, n, d->ln2_hi); + f = vfmsq_f64 (f, n, d->ln2_lo); + + /* Approximate expm1(f) using polynomial. + Taylor expansion for expm1(x) has the form: + x + ax^2 + bx^3 + cx^4 .... + So we calculate the polynomial P(f) = a + bf + cf^2 + ... + and assemble the approximation expm1(f) ~= f + f^2 * P(f). */ + float64x2_t f2 = vmulq_f64 (f, f); + float64x2_t f4 = vmulq_f64 (f2, f2); + float64x2_t f8 = vmulq_f64 (f4, f4); + float64x2_t p = vfmaq_f64 (f, f2, v_estrin_10_f64 (f, f2, f4, f8, d->poly)); + + /* Assemble the result. + expm1(x) ~= 2^i * (p + 1) - 1 + Let t = 2^i. */ + int64x2_t u = vaddq_s64 (vshlq_n_s64 (i, 52), d->exponent_bias); + float64x2_t t = vreinterpretq_f64_s64 (u); + + if (__glibc_unlikely (v_any_u64 (special))) + return special_case (vreinterpretq_f64_u64 (ix), + vfmaq_f64 (vsubq_f64 (t, v_f64 (1.0)), p, t), + special); + + /* expm1(x) ~= p * t + (t - 1). */ + return vfmaq_f64 (vsubq_f64 (t, v_f64 (1.0)), p, t); +} diff --git a/sysdeps/aarch64/fpu/expm1_sve.c b/sysdeps/aarch64/fpu/expm1_sve.c new file mode 100644 index 0000000000..50646aff7c --- /dev/null +++ b/sysdeps/aarch64/fpu/expm1_sve.c @@ -0,0 +1,99 @@ +/* Double-precision SVE expm1 + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "sv_math.h" +#include "poly_sve_f64.h" + +#define SpecialBound 0x1.62b7d369a5aa9p+9 +#define ExponentBias 0x3ff0000000000000 + +static const struct data +{ + double poly[11]; + double shift, inv_ln2, special_bound; + /* To be loaded in one quad-word. */ + double ln2_hi, ln2_lo; +} data = { + /* Generated using fpminimax. */ + .poly = { 0x1p-1, 0x1.5555555555559p-3, 0x1.555555555554bp-5, + 0x1.111111110f663p-7, 0x1.6c16c16c1b5f3p-10, 0x1.a01a01affa35dp-13, + 0x1.a01a018b4ecbbp-16, 0x1.71ddf82db5bb4p-19, 0x1.27e517fc0d54bp-22, + 0x1.af5eedae67435p-26, 0x1.1f143d060a28ap-29, }, + + .special_bound = SpecialBound, + .inv_ln2 = 0x1.71547652b82fep0, + .ln2_hi = 0x1.62e42fefa39efp-1, + .ln2_lo = 0x1.abc9e3b39803fp-56, + .shift = 0x1.8p52, +}; + +static svfloat64_t NOINLINE +special_case (svfloat64_t x, svfloat64_t y, svbool_t pg) +{ + return sv_call_f64 (expm1, x, y, pg); +} + +/* Double-precision vector exp(x) - 1 function. + The maximum error observed error is 2.18 ULP: + _ZGVsMxv_expm1(0x1.634ba0c237d7bp-2) got 0x1.a8b9ea8d66e22p-2 + want 0x1.a8b9ea8d66e2p-2. */ +svfloat64_t SV_NAME_D1 (expm1) (svfloat64_t x, svbool_t pg) +{ + const struct data *d = ptr_barrier (&data); + + /* Large, Nan/Inf. */ + svbool_t special = svnot_z (pg, svaclt (pg, x, d->special_bound)); + + /* Reduce argument to smaller range: + Let i = round(x / ln2) + and f = x - i * ln2, then f is in [-ln2/2, ln2/2]. + exp(x) - 1 = 2^i * (expm1(f) + 1) - 1 + where 2^i is exact because i is an integer. */ + svfloat64_t shift = sv_f64 (d->shift); + svfloat64_t n = svsub_x (pg, svmla_x (pg, shift, x, d->inv_ln2), shift); + svint64_t i = svcvt_s64_x (pg, n); + svfloat64_t ln2 = svld1rq (svptrue_b64 (), &d->ln2_hi); + svfloat64_t f = svmls_lane (x, n, ln2, 0); + f = svmls_lane (f, n, ln2, 1); + + /* Approximate expm1(f) using polynomial. + Taylor expansion for expm1(x) has the form: + x + ax^2 + bx^3 + cx^4 .... + So we calculate the polynomial P(f) = a + bf + cf^2 + ... + and assemble the approximation expm1(f) ~= f + f^2 * P(f). */ + svfloat64_t f2 = svmul_x (pg, f, f); + svfloat64_t f4 = svmul_x (pg, f2, f2); + svfloat64_t f8 = svmul_x (pg, f4, f4); + svfloat64_t p + = svmla_x (pg, f, f2, sv_estrin_10_f64_x (pg, f, f2, f4, f8, d->poly)); + + /* Assemble the result. + expm1(x) ~= 2^i * (p + 1) - 1 + Let t = 2^i. */ + svint64_t u = svadd_x (pg, svlsl_x (pg, i, 52), ExponentBias); + svfloat64_t t = svreinterpret_f64 (u); + + /* expm1(x) ~= p * t + (t - 1). */ + svfloat64_t y = svmla_x (pg, svsub_x (pg, t, 1), p, t); + + if (__glibc_unlikely (svptest_any (pg, special))) + return special_case (x, y, special); + + return y; +} diff --git a/sysdeps/aarch64/fpu/expm1f_advsimd.c b/sysdeps/aarch64/fpu/expm1f_advsimd.c new file mode 100644 index 0000000000..b27b75068a --- /dev/null +++ b/sysdeps/aarch64/fpu/expm1f_advsimd.c @@ -0,0 +1,117 @@ +/* Single-precision AdvSIMD expm1 + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "v_math.h" +#include "poly_advsimd_f32.h" + +static const struct data +{ + float32x4_t poly[5]; + float32x4_t invln2, ln2_lo, ln2_hi, shift; + int32x4_t exponent_bias; +#if WANT_SIMD_EXCEPT + uint32x4_t thresh; +#else + float32x4_t oflow_bound; +#endif +} data = { + /* Generated using fpminimax with degree=5 in [-log(2)/2, log(2)/2]. */ + .poly = { V4 (0x1.fffffep-2), V4 (0x1.5554aep-3), V4 (0x1.555736p-5), + V4 (0x1.12287cp-7), V4 (0x1.6b55a2p-10) }, + .invln2 = V4 (0x1.715476p+0f), + .ln2_hi = V4 (0x1.62e4p-1f), + .ln2_lo = V4 (0x1.7f7d1cp-20f), + .shift = V4 (0x1.8p23f), + .exponent_bias = V4 (0x3f800000), +#if !WANT_SIMD_EXCEPT + /* Value above which expm1f(x) should overflow. Absolute value of the + underflow bound is greater than this, so it catches both cases - there is + a small window where fallbacks are triggered unnecessarily. */ + .oflow_bound = V4 (0x1.5ebc4p+6), +#else + /* asuint(oflow_bound) - asuint(0x1p-23), shifted left by 1 for absolute + compare. */ + .thresh = V4 (0x1d5ebc40), +#endif +}; + +/* asuint(0x1p-23), shifted by 1 for abs compare. */ +#define TinyBound v_u32 (0x34000000 << 1) + +static float32x4_t VPCS_ATTR NOINLINE +special_case (float32x4_t x, float32x4_t y, uint32x4_t special) +{ + return v_call_f32 (expm1f, x, y, special); +} + +/* Single-precision vector exp(x) - 1 function. + The maximum error is 1.51 ULP: + _ZGVnN4v_expm1f (0x1.8baa96p-2) got 0x1.e2fb9p-2 + want 0x1.e2fb94p-2. */ +float32x4_t VPCS_ATTR V_NAME_F1 (expm1) (float32x4_t x) +{ + const struct data *d = ptr_barrier (&data); + uint32x4_t ix = vreinterpretq_u32_f32 (x); + +#if WANT_SIMD_EXCEPT + /* If fp exceptions are to be triggered correctly, fall back to scalar for + |x| < 2^-23, |x| > oflow_bound, Inf & NaN. Add ix to itself for + shift-left by 1, and compare with thresh which was left-shifted offline - + this is effectively an absolute compare. */ + uint32x4_t special + = vcgeq_u32 (vsubq_u32 (vaddq_u32 (ix, ix), TinyBound), d->thresh); + if (__glibc_unlikely (v_any_u32 (special))) + x = v_zerofy_f32 (x, special); +#else + /* Handles very large values (+ve and -ve), +/-NaN, +/-Inf. */ + uint32x4_t special = vceqzq_u32 (vcaltq_f32 (x, d->oflow_bound)); +#endif + + /* Reduce argument to smaller range: + Let i = round(x / ln2) + and f = x - i * ln2, then f is in [-ln2/2, ln2/2]. + exp(x) - 1 = 2^i * (expm1(f) + 1) - 1 + where 2^i is exact because i is an integer. */ + float32x4_t j = vsubq_f32 (vfmaq_f32 (d->shift, d->invln2, x), d->shift); + int32x4_t i = vcvtq_s32_f32 (j); + float32x4_t f = vfmsq_f32 (x, j, d->ln2_hi); + f = vfmsq_f32 (f, j, d->ln2_lo); + + /* Approximate expm1(f) using polynomial. + Taylor expansion for expm1(x) has the form: + x + ax^2 + bx^3 + cx^4 .... + So we calculate the polynomial P(f) = a + bf + cf^2 + ... + and assemble the approximation expm1(f) ~= f + f^2 * P(f). */ + float32x4_t p = v_horner_4_f32 (f, d->poly); + p = vfmaq_f32 (f, vmulq_f32 (f, f), p); + + /* Assemble the result. + expm1(x) ~= 2^i * (p + 1) - 1 + Let t = 2^i. */ + int32x4_t u = vaddq_s32 (vshlq_n_s32 (i, 23), d->exponent_bias); + float32x4_t t = vreinterpretq_f32_s32 (u); + + if (__glibc_unlikely (v_any_u32 (special))) + return special_case (vreinterpretq_f32_u32 (ix), + vfmaq_f32 (vsubq_f32 (t, v_f32 (1.0f)), p, t), + special); + + /* expm1(x) ~= p * t + (t - 1). */ + return vfmaq_f32 (vsubq_f32 (t, v_f32 (1.0f)), p, t); +} diff --git a/sysdeps/aarch64/fpu/expm1f_sve.c b/sysdeps/aarch64/fpu/expm1f_sve.c new file mode 100644 index 0000000000..96e579e5b7 --- /dev/null +++ b/sysdeps/aarch64/fpu/expm1f_sve.c @@ -0,0 +1,99 @@ +/* Single-precision SVE expm1 + + Copyright (C) 2023 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include "sv_math.h" +#include "poly_sve_f32.h" + +/* Largest value of x for which expm1(x) should round to -1. */ +#define SpecialBound 0x1.5ebc4p+6f + +static const struct data +{ + /* These 4 are grouped together so they can be loaded as one quadword, then + used with _lane forms of svmla/svmls. */ + float c2, c4, ln2_hi, ln2_lo; + float c0, c1, c3, inv_ln2, special_bound, shift; +} data = { + /* Generated using fpminimax. */ + .c0 = 0x1.fffffep-2, .c1 = 0x1.5554aep-3, + .c2 = 0x1.555736p-5, .c3 = 0x1.12287cp-7, + .c4 = 0x1.6b55a2p-10, + + .special_bound = SpecialBound, .shift = 0x1.8p23f, + .inv_ln2 = 0x1.715476p+0f, .ln2_hi = 0x1.62e4p-1f, + .ln2_lo = 0x1.7f7d1cp-20f, +}; + +#define C(i) sv_f32 (d->c##i) + +static svfloat32_t NOINLINE +special_case (svfloat32_t x, svbool_t pg) +{ + return sv_call_f32 (expm1f, x, x, pg); +} + +/* Single-precision SVE exp(x) - 1. Maximum error is 1.52 ULP: + _ZGVsMxv_expm1f(0x1.8f4ebcp-2) got 0x1.e859dp-2 + want 0x1.e859d4p-2. */ +svfloat32_t SV_NAME_F1 (expm1) (svfloat32_t x, svbool_t pg) +{ + const struct data *d = ptr_barrier (&data); + + /* Large, NaN/Inf. */ + svbool_t special = svnot_z (pg, svaclt (pg, x, d->special_bound)); + + if (__glibc_unlikely (svptest_any (pg, special))) + return special_case (x, pg); + + /* This vector is reliant on layout of data - it contains constants + that can be used with _lane forms of svmla/svmls. Values are: + [ coeff_2, coeff_4, ln2_hi, ln2_lo ]. */ + svfloat32_t lane_constants = svld1rq (svptrue_b32 (), &d->c2); + + /* Reduce argument to smaller range: + Let i = round(x / ln2) + and f = x - i * ln2, then f is in [-ln2/2, ln2/2]. + exp(x) - 1 = 2^i * (expm1(f) + 1) - 1 + where 2^i is exact because i is an integer. */ + svfloat32_t j = svmla_x (pg, sv_f32 (d->shift), x, d->inv_ln2); + j = svsub_x (pg, j, d->shift); + svint32_t i = svcvt_s32_x (pg, j); + + svfloat32_t f = svmls_lane (x, j, lane_constants, 2); + f = svmls_lane (f, j, lane_constants, 3); + + /* Approximate expm1(f) using polynomial. + Taylor expansion for expm1(x) has the form: + x + ax^2 + bx^3 + cx^4 .... + So we calculate the polynomial P(f) = a + bf + cf^2 + ... + and assemble the approximation expm1(f) ~= f + f^2 * P(f). */ + svfloat32_t p12 = svmla_lane (C (1), f, lane_constants, 0); + svfloat32_t p34 = svmla_lane (C (3), f, lane_constants, 1); + svfloat32_t f2 = svmul_x (pg, f, f); + svfloat32_t p = svmla_x (pg, p12, f2, p34); + p = svmla_x (pg, C (0), f, p); + p = svmla_x (pg, f, f2, p); + + /* Assemble the result. + expm1(x) ~= 2^i * (p + 1) - 1 + Let t = 2^i. */ + svfloat32_t t = svreinterpret_f32 ( + svadd_x (pg, svreinterpret_u32 (svlsl_x (pg, i, 23)), 0x3f800000)); + return svmla_x (pg, svsub_x (pg, t, 1), p, t); +} diff --git a/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c b/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c index fc9e7aec47..bf495450d7 100644 --- a/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c +++ b/sysdeps/aarch64/fpu/test-double-advsimd-wrappers.c @@ -31,6 +31,7 @@ VPCS_VECTOR_WRAPPER (cos_advsimd, _ZGVnN2v_cos) VPCS_VECTOR_WRAPPER (exp_advsimd, _ZGVnN2v_exp) VPCS_VECTOR_WRAPPER (exp10_advsimd, _ZGVnN2v_exp10) VPCS_VECTOR_WRAPPER (exp2_advsimd, _ZGVnN2v_exp2) +VPCS_VECTOR_WRAPPER (expm1_advsimd, _ZGVnN2v_expm1) VPCS_VECTOR_WRAPPER (log_advsimd, _ZGVnN2v_log) VPCS_VECTOR_WRAPPER (log10_advsimd, _ZGVnN2v_log10) VPCS_VECTOR_WRAPPER (log1p_advsimd, _ZGVnN2v_log1p) diff --git a/sysdeps/aarch64/fpu/test-double-sve-wrappers.c b/sysdeps/aarch64/fpu/test-double-sve-wrappers.c index aea589d5fb..b5a627ad47 100644 --- a/sysdeps/aarch64/fpu/test-double-sve-wrappers.c +++ b/sysdeps/aarch64/fpu/test-double-sve-wrappers.c @@ -50,6 +50,7 @@ SVE_VECTOR_WRAPPER (cos_sve, _ZGVsMxv_cos) SVE_VECTOR_WRAPPER (exp_sve, _ZGVsMxv_exp) SVE_VECTOR_WRAPPER (exp10_sve, _ZGVsMxv_exp10) SVE_VECTOR_WRAPPER (exp2_sve, _ZGVsMxv_exp2) +SVE_VECTOR_WRAPPER (expm1_sve, _ZGVsMxv_expm1) SVE_VECTOR_WRAPPER (log_sve, _ZGVsMxv_log) SVE_VECTOR_WRAPPER (log10_sve, _ZGVsMxv_log10) SVE_VECTOR_WRAPPER (log1p_sve, _ZGVsMxv_log1p) diff --git a/sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c b/sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c index 446fd7f538..26d9e98739 100644 --- a/sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c +++ b/sysdeps/aarch64/fpu/test-float-advsimd-wrappers.c @@ -31,6 +31,7 @@ VPCS_VECTOR_WRAPPER (cosf_advsimd, _ZGVnN4v_cosf) VPCS_VECTOR_WRAPPER (expf_advsimd, _ZGVnN4v_expf) VPCS_VECTOR_WRAPPER (exp10f_advsimd, _ZGVnN4v_exp10f) VPCS_VECTOR_WRAPPER (exp2f_advsimd, _ZGVnN4v_exp2f) +VPCS_VECTOR_WRAPPER (expm1f_advsimd, _ZGVnN4v_expm1f) VPCS_VECTOR_WRAPPER (logf_advsimd, _ZGVnN4v_logf) VPCS_VECTOR_WRAPPER (log10f_advsimd, _ZGVnN4v_log10f) VPCS_VECTOR_WRAPPER (log1pf_advsimd, _ZGVnN4v_log1pf) diff --git a/sysdeps/aarch64/fpu/test-float-sve-wrappers.c b/sysdeps/aarch64/fpu/test-float-sve-wrappers.c index ac17f60856..f286ee64c9 100644 --- a/sysdeps/aarch64/fpu/test-float-sve-wrappers.c +++ b/sysdeps/aarch64/fpu/test-float-sve-wrappers.c @@ -50,6 +50,7 @@ SVE_VECTOR_WRAPPER (cosf_sve, _ZGVsMxv_cosf) SVE_VECTOR_WRAPPER (expf_sve, _ZGVsMxv_expf) SVE_VECTOR_WRAPPER (exp10f_sve, _ZGVsMxv_exp10f) SVE_VECTOR_WRAPPER (exp2f_sve, _ZGVsMxv_exp2f) +SVE_VECTOR_WRAPPER (expm1f_sve, _ZGVsMxv_expm1f) SVE_VECTOR_WRAPPER (logf_sve, _ZGVsMxv_logf) SVE_VECTOR_WRAPPER (log10f_sve, _ZGVsMxv_log10f) SVE_VECTOR_WRAPPER (log1pf_sve, _ZGVsMxv_log1pf) diff --git a/sysdeps/aarch64/libm-test-ulps b/sysdeps/aarch64/libm-test-ulps index a6b2f29a6f..1d52bf9ebf 100644 --- a/sysdeps/aarch64/libm-test-ulps +++ b/sysdeps/aarch64/libm-test-ulps @@ -1078,11 +1078,19 @@ double: 1 float: 1 ldouble: 2 +Function: "expm1_advsimd": +double: 2 +float: 1 + Function: "expm1_downward": double: 1 float: 1 ldouble: 2 +Function: "expm1_sve": +double: 2 +float: 1 + Function: "expm1_towardzero": double: 1 float: 2 diff --git a/sysdeps/unix/sysv/linux/aarch64/libmvec.abilist b/sysdeps/unix/sysv/linux/aarch64/libmvec.abilist index 0f20b5be29..2bf4ea6332 100644 --- a/sysdeps/unix/sysv/linux/aarch64/libmvec.abilist +++ b/sysdeps/unix/sysv/linux/aarch64/libmvec.abilist @@ -19,6 +19,7 @@ GLIBC_2.39 _ZGVnN2v_asin F GLIBC_2.39 _ZGVnN2v_atan F GLIBC_2.39 _ZGVnN2v_exp10 F GLIBC_2.39 _ZGVnN2v_exp2 F +GLIBC_2.39 _ZGVnN2v_expm1 F GLIBC_2.39 _ZGVnN2v_log10 F GLIBC_2.39 _ZGVnN2v_log1p F GLIBC_2.39 _ZGVnN2v_log2 F @@ -29,6 +30,7 @@ GLIBC_2.39 _ZGVnN4v_asinf F GLIBC_2.39 _ZGVnN4v_atanf F GLIBC_2.39 _ZGVnN4v_exp10f F GLIBC_2.39 _ZGVnN4v_exp2f F +GLIBC_2.39 _ZGVnN4v_expm1f F GLIBC_2.39 _ZGVnN4v_log10f F GLIBC_2.39 _ZGVnN4v_log1pf F GLIBC_2.39 _ZGVnN4v_log2f F @@ -44,6 +46,8 @@ GLIBC_2.39 _ZGVsMxv_exp10 F GLIBC_2.39 _ZGVsMxv_exp10f F GLIBC_2.39 _ZGVsMxv_exp2 F GLIBC_2.39 _ZGVsMxv_exp2f F +GLIBC_2.39 _ZGVsMxv_expm1 F +GLIBC_2.39 _ZGVsMxv_expm1f F GLIBC_2.39 _ZGVsMxv_log10 F GLIBC_2.39 _ZGVsMxv_log10f F GLIBC_2.39 _ZGVsMxv_log1p F