From patchwork Tue Jan 18 04:31:58 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vincent Chen X-Patchwork-Id: 50132 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 7EB9A385803F for ; Tue, 18 Jan 2022 04:32:47 +0000 (GMT) X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from mail-pf1-x434.google.com (mail-pf1-x434.google.com [IPv6:2607:f8b0:4864:20::434]) by sourceware.org (Postfix) with ESMTPS id 274E23858D3C for ; Tue, 18 Jan 2022 04:32:15 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.1 sourceware.org 274E23858D3C Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=sifive.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=sifive.com Received: by mail-pf1-x434.google.com with SMTP id i65so12004264pfc.9 for ; Mon, 17 Jan 2022 20:32:15 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=nXOjwY39ATHwkLNlUm41L9CxCdaxcwJUZwE2uFmbSzA=; b=FE37o9VIGFmh0OjaHWZJ7TCtGq9z78TX2k6MpBRTYY1hP03quunnGlREs223+lpJS7 9CFbred8FRfGg3//qQygspYtL3XpGcUz41SRfbsUGs6jxGS+LmdLtZ8ViXbFwV2WIBpq 8KV/VN37LyvRLo7UgQUG7P8KVIO+FruXqA0ksDjrEtze/of5VUC3Do494r/BycKv8Cxc N4gg31lOk8HKaWrFfNbqjboL1E1RzkdUKq8OgahTYj/d2oWUUL9kmWhnF3KmoZceDgTx +exv6MhBtqiDTaoTn848h0mv8GXSHH32tN+jgi+j6K/rzKNvU8WCyglVaYISxy7EYXVs IWJQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=nXOjwY39ATHwkLNlUm41L9CxCdaxcwJUZwE2uFmbSzA=; b=jVxLOPxCRZg5Ei/qgNBLL8rK2z/b9348kh3QwYAmy6tshlvGiE5p2Fy96+y7rArNAT HE1hi7aOdwbFYT+45JpoUCh9+wixps2Ty+P/Ww3SUIn15srrShHTVIP3MZLdD6t8d+wQ Qb8yRw1wcK6oF4vJh8O2O0Pinig8ckuo2UBsEE/gYOhgJTwj3GTUnLqNSQxrOF+Sqai/ 7M98dOBIvWWfLStZsxLI+2Fr16Lxh2XSUdVXgiduLywUT4s8kO/tEmm8dwpTzoOHjtIM O1X0wL6XkEOF1UFIV8odjprso4w8qj299cDER0swyhNrA5Nlr0vgES807pvwEK+T0BEO veCg== X-Gm-Message-State: AOAM5335tr5iGnuyoCtrguyVAP3L/NwysAyM5IE+CYUDdIRjq0V5sNuW PYUR3QSXur6Q1W7pmsgYcD5qFkOlICE3nA== X-Google-Smtp-Source: ABdhPJw2bTds+cRAbSG92KCm92aUsLnmPQ8UaXlpigpzr2MO/qBaaWRNuzJ36AbjRNo22ZcMPPVjdA== X-Received: by 2002:a05:6a00:26c5:b0:4bd:4ad6:9c71 with SMTP id p5-20020a056a0026c500b004bd4ad69c71mr24039868pfw.45.1642480334019; Mon, 17 Jan 2022 20:32:14 -0800 (PST) Received: from VincentChen-ThinkPad-T480s.internal.sifive.com (36-226-198-98.dynamic-ip.hinet.net. [36.226.198.98]) by smtp.gmail.com with ESMTPSA id y69sm15646861pfg.171.2022.01.17.20.32.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 17 Jan 2022 20:32:13 -0800 (PST) From: Vincent Chen To: libc-alpha@sourceware.org, palmer@dabbelt.com, darius@bluespec.com, andrew@sifive.com, dj@redhat.com Subject: [PATCH v2 1/2] RISC-V: remove riscv-specific sigcontext.h Date: Tue, 18 Jan 2022 12:31:58 +0800 Message-Id: <20220118043159.27521-2-vincent.chen@sifive.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20220118043159.27521-1-vincent.chen@sifive.com> References: <20220118043159.27521-1-vincent.chen@sifive.com> X-Spam-Status: No, score=-11.5 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.4 X-Spam-Checker-Version: SpamAssassin 3.4.4 (2020-01-24) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: greentime.hu@sifive.com, kito.cheng@sifive.com, Vincent Chen Errors-To: libc-alpha-bounces+patchwork=sourceware.org@sourceware.org Sender: "Libc-alpha" Remove riscv-specific sigcontext.h so that Glibc can directly use sigcontext.h provided by the kernel to reduce synchronization work when new extension support is introduced. --- .../unix/sysv/linux/riscv/bits/sigcontext.h | 31 ------------------- 1 file changed, 31 deletions(-) delete mode 100644 sysdeps/unix/sysv/linux/riscv/bits/sigcontext.h diff --git a/sysdeps/unix/sysv/linux/riscv/bits/sigcontext.h b/sysdeps/unix/sysv/linux/riscv/bits/sigcontext.h deleted file mode 100644 index b6e15b5f62..0000000000 --- a/sysdeps/unix/sysv/linux/riscv/bits/sigcontext.h +++ /dev/null @@ -1,31 +0,0 @@ -/* Machine-dependent signal context structure for Linux. RISC-V version. - Copyright (C) 1996-2022 Free Software Foundation, Inc. This file is part of the GNU C Library. - - The GNU C Library is free software; you can redistribute it and/or - modify it under the terms of the GNU Lesser General Public - License as published by the Free Software Foundation; either - version 2.1 of the License, or (at your option) any later version. - - The GNU C Library is distributed in the hope that it will be useful, - but WITHOUT ANY WARRANTY; without even the implied warranty of - MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU - Lesser General Public License for more details. - - You should have received a copy of the GNU Lesser General Public - License along with the GNU C Library. If not, see - . */ - -#ifndef _BITS_SIGCONTEXT_H -#define _BITS_SIGCONTEXT_H 1 - -#if !defined _SIGNAL_H && !defined _SYS_UCONTEXT_H -# error "Never use directly; include instead." -#endif - -struct sigcontext { - /* gregs[0] holds the program counter. */ - unsigned long int gregs[32]; - unsigned long long int fpregs[66] __attribute__ ((__aligned__ (16))); -}; - -#endif