From patchwork Thu Oct 8 16:12:29 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "H.J. Lu" X-Patchwork-Id: 40688 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 4558D3941C29; Thu, 8 Oct 2020 16:12:40 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 sourceware.org 4558D3941C29 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sourceware.org; s=default; t=1602173560; bh=PRAbp8Lte6mmhTEG6Q60vOqaV3F1GPR8JD76yHnall4=; h=To:Subject:Date:In-Reply-To:References:List-Id:List-Unsubscribe: List-Archive:List-Post:List-Help:List-Subscribe:From:Reply-To: From; b=CzaN8fhuQSSq8ToKBs3Z8zr+uWcaFl4+L7fceWU4FdOcXdcXeVA0/Zxpp7Bz+0x8v uPWXmHziwiiHv/dCHIsGqHp+g5S0NHw/2AV9p48Lx4qXbssDrHKs4cOWxIItKyzuFC wm2wErj9Y7FcP+LYVOLSHjYpA2l5w0u9MsHEjOC8= X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from mail-pl1-x642.google.com (mail-pl1-x642.google.com [IPv6:2607:f8b0:4864:20::642]) by sourceware.org (Postfix) with ESMTPS id 13B093887012 for ; Thu, 8 Oct 2020 16:12:37 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.3.2 sourceware.org 13B093887012 Received: by mail-pl1-x642.google.com with SMTP id o9so2975503plx.10 for ; Thu, 08 Oct 2020 09:12:37 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=PRAbp8Lte6mmhTEG6Q60vOqaV3F1GPR8JD76yHnall4=; b=oaEjrbbGLYBpQJ5g/4cElJaANYhSeZArtV8N2YzLHbOE8OC9YoLyKPMBHxN7k2yUBD ehFT9ech7BFAlbLusarnqwt9IQS0gNRhjhbtXvbwHdxOqppz6tNwGN+ffBtyNqQnf39o XW3sRKmmPIrJezsk3rnpcNKh3Mzy4lmV35HhHzy44whhhS+fauIkI9Aby6KA5sDikuAg EL4OOpizn9Kxeu9zpSQxTpAKbFywJR4kOCFzTTEGe/4Ge6gf+67YQbOs5FCTIfUxyUhY O539fdW3bb1l2khOLGaNtsaECxm7iwV1WDKS9hA5zXQ7TZ7IcUxX+mRUU/pn2PppD7op YZMw== X-Gm-Message-State: AOAM531SAo1wBkwyBuyHYShkuUzYKFD9BmC4ixKaBqa7tDpvRLOsKJVb lvmyJ0og8tnFz+S5XRWd0utJwi/TagM= X-Google-Smtp-Source: ABdhPJxdPgvZ5w3n8po/RKPzU/w7/Yrfdi+tGURlLGkouR19CAUzTLV+XgV94rK/BTdH3XcNzT5z3A== X-Received: by 2002:a17:902:bf4b:b029:d1:e5e7:bddd with SMTP id u11-20020a170902bf4bb02900d1e5e7bdddmr8006622pls.61.1602173555897; Thu, 08 Oct 2020 09:12:35 -0700 (PDT) Received: from gnu-cfl-2.localdomain (c-69-181-90-243.hsd1.ca.comcast.net. [69.181.90.243]) by smtp.gmail.com with ESMTPSA id n127sm7467591pfn.155.2020.10.08.09.12.33 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 08 Oct 2020 09:12:33 -0700 (PDT) Received: from gnu-cfl-2.localdomain (localhost [IPv6:::1]) by gnu-cfl-2.localdomain (Postfix) with ESMTP id D63451A0168 for ; Thu, 8 Oct 2020 09:12:32 -0700 (PDT) To: libc-alpha@sourceware.org Subject: [PATCH 2/5] : Add AVX512_FP16 support Date: Thu, 8 Oct 2020 09:12:29 -0700 Message-Id: <20201008161232.135513-3-hjl.tools@gmail.com> X-Mailer: git-send-email 2.26.2 In-Reply-To: <20201008161232.135513-1-hjl.tools@gmail.com> References: <20201008161232.135513-1-hjl.tools@gmail.com> MIME-Version: 1.0 X-Spam-Status: No, score=-3040.7 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, FREEMAIL_FROM, GIT_PATCH_0, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.2 X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , X-Patchwork-Original-From: "H.J. Lu via Libc-alpha" From: "H.J. Lu" Reply-To: "H.J. Lu" Errors-To: libc-alpha-bounces@sourceware.org Sender: "Libc-alpha" Add AVX512_FP16 support to . --- manual/platform.texi | 3 +++ sysdeps/x86/cpu-features.c | 2 ++ sysdeps/x86/sys/platform/x86.h | 6 +++--- sysdeps/x86/tst-get-cpu-features.c | 2 ++ 4 files changed, 10 insertions(+), 3 deletions(-) diff --git a/manual/platform.texi b/manual/platform.texi index 0dd12a4353..4f5fdff9d9 100644 --- a/manual/platform.texi +++ b/manual/platform.texi @@ -210,6 +210,9 @@ The supported processor features are: @item @code{AVX512_BITALG} -- The AVX512_BITALG instruction extensions. +@item +@code{AVX512_FP16} -- The AVX512_FP16 instruction extensions. + @item @code{AVX512_IFMA} -- The AVX512_IFMA instruction extensions. diff --git a/sysdeps/x86/cpu-features.c b/sysdeps/x86/cpu-features.c index 6551df19c0..4ecb8cee2c 100644 --- a/sysdeps/x86/cpu-features.c +++ b/sysdeps/x86/cpu-features.c @@ -175,6 +175,8 @@ update_usable (struct cpu_features *cpu_features) AVX512_VP2INTERSECT); /* Determine if AVX512_BF16 is usable. */ CPU_FEATURE_SET_USABLE (cpu_features, AVX512_BF16); + /* Determine if AVX512_FP16 is usable. */ + CPU_FEATURE_SET_USABLE (cpu_features, AVX512_FP16); } } } diff --git a/sysdeps/x86/sys/platform/x86.h b/sysdeps/x86/sys/platform/x86.h index 22bb28449d..00cd151199 100644 --- a/sysdeps/x86/sys/platform/x86.h +++ b/sysdeps/x86/sys/platform/x86.h @@ -259,7 +259,7 @@ extern const struct cpu_features *__x86_get_cpu_features (unsigned int) #define bit_cpu_IBT (1u << 20) #define bit_cpu_INDEX_7_EDX_21 (1u << 21) #define bit_cpu_AMX_BF16 (1u << 22) -#define bit_cpu_INDEX_7_EDX_23 (1u << 23) +#define bit_cpu_AVX512_FP16 (1u << 23) #define bit_cpu_AMX_TILE (1u << 24) #define bit_cpu_AMX_INT8 (1u << 25) #define bit_cpu_IBRS_IBPB (1u << 26) @@ -478,7 +478,7 @@ extern const struct cpu_features *__x86_get_cpu_features (unsigned int) #define index_cpu_IBT COMMON_CPUID_INDEX_7 #define index_cpu_INDEX_7_EDX_21 COMMON_CPUID_INDEX_7 #define index_cpu_AMX_BF16 COMMON_CPUID_INDEX_7 -#define index_cpu_INDEX_7_EDX_23 COMMON_CPUID_INDEX_7 +#define index_cpu_AVX512_FP16 COMMON_CPUID_INDEX_7 #define index_cpu_AMX_TILE COMMON_CPUID_INDEX_7 #define index_cpu_AMX_INT8 COMMON_CPUID_INDEX_7 #define index_cpu_IBRS_IBPB COMMON_CPUID_INDEX_7 @@ -697,7 +697,7 @@ extern const struct cpu_features *__x86_get_cpu_features (unsigned int) #define reg_IBT edx #define reg_INDEX_7_EDX_21 edx #define reg_AMX_BF16 edx -#define reg_INDEX_7_EDX_23 edx +#define reg_AVX512_FP16 edx #define reg_AMX_TILE edx #define reg_AMX_INT8 edx #define reg_IBRS_IBPB edx diff --git a/sysdeps/x86/tst-get-cpu-features.c b/sysdeps/x86/tst-get-cpu-features.c index d160f7c7a1..7262c3a3fa 100644 --- a/sysdeps/x86/tst-get-cpu-features.c +++ b/sysdeps/x86/tst-get-cpu-features.c @@ -191,6 +191,7 @@ do_test (void) CHECK_CPU_FEATURE (PCONFIG); CHECK_CPU_FEATURE (IBT); CHECK_CPU_FEATURE (AMX_BF16); + CHECK_CPU_FEATURE (AVX512_FP16); CHECK_CPU_FEATURE (AMX_TILE); CHECK_CPU_FEATURE (AMX_INT8); CHECK_CPU_FEATURE (IBRS_IBPB); @@ -345,6 +346,7 @@ do_test (void) CHECK_CPU_FEATURE_USABLE (TSXLDTRK); CHECK_CPU_FEATURE_USABLE (PCONFIG); CHECK_CPU_FEATURE_USABLE (AMX_BF16); + CHECK_CPU_FEATURE_USABLE (AVX512_FP16); CHECK_CPU_FEATURE_USABLE (AMX_TILE); CHECK_CPU_FEATURE_USABLE (AMX_INT8); CHECK_CPU_FEATURE_USABLE (IBRS_IBPB);