From patchwork Mon Mar 25 21:42:04 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Bergner X-Patchwork-Id: 87645 Return-Path: X-Original-To: patchwork@sourceware.org Delivered-To: patchwork@sourceware.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 9D0C93858403 for ; Mon, 25 Mar 2024 22:20:41 +0000 (GMT) X-Original-To: gdb-patches@sourceware.org Delivered-To: gdb-patches@sourceware.org Received: from mx0a-001b2d01.pphosted.com (mx0a-001b2d01.pphosted.com [148.163.156.1]) by sourceware.org (Postfix) with ESMTPS id 60773385840E for ; Mon, 25 Mar 2024 22:20:09 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org 60773385840E Authentication-Results: sourceware.org; dmarc=none (p=none dis=none) header.from=linux.ibm.com Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=linux.ibm.com ARC-Filter: OpenARC Filter v1.0.0 sourceware.org 60773385840E Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=148.163.156.1 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1711405213; cv=none; b=u0ZzaxqJ5zdIznkGh+LmcWAmlnGCSVnh6V4pTXB4DlNUgCmsSFOsWVoQqSBetge+Ocgt7qftNj9m44DhFRqnUU9KosgcHVQ23POWuU2FoIqDna7Mptih1sgYySIGfPbdre1Vxt2Omit++AhjkdIUP/w4uoDjIDn2sZsRK6k3vXs= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1711405213; c=relaxed/simple; bh=a2DRa03IeYaMay2FTrs8lb5BHaqttnyjUjQOSrLqGJk=; h=DKIM-Signature:Message-ID:Date:MIME-Version:To:From:Subject; b=eWllb2L2Lz/6ChNeaQO1GpP99XdWU06TVjJpUCKfEmpf8hmq1urt+/9m6hou3Qna6BWG1rxrxtIVDnDlJoRXFez2vE9FhuRmhvxbmsG4g7GgdCmZ9QcrgKvdy+rVr9sCzibyQciSB5MprZTv5HGbnDUPWRjgUHTRJ++NM92lO6Q= ARC-Authentication-Results: i=1; server2.sourceware.org Received: from pps.filterd (m0353726.ppops.net [127.0.0.1]) by mx0a-001b2d01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 42PIMi1Z004911 for ; Mon, 25 Mar 2024 21:42:10 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ibm.com; h=message-id : date : mime-version : to : from : subject : content-type : content-transfer-encoding; s=pp1; bh=msUthil3XToA+bFAlErvdhWovRt3A2llIplg/IS0HUY=; b=lMur9oz2H6n1TA16Fo7+lLnx2TwMc3Yv0wJ7G0ggMmT9kujS8H6Yiu0EWHCmjxbE1zox J2lBhkLiDGC9Mw0PeA23UtscfzNk6r4VTL2XSz942CgVF8s9jHPWIyUA0xUcHYX++E9b K5VbHSusaPsBlBZM8G1+ObkaKjJKBzzYlRRhza1vNz/lXN+5WC7liwc7F/xD/LXbhUoz 62HNaEj7+rJHghgwoPKrseFxyXFbhLhGWM/b7hzsdrnztsAWWNSFBn/vKtaYSW6KWGl/ wglSYgNYTUxmI2nWLGOTasvJPyvdrLWUavcnGFRgpVzcmLzA9f+lLrpZY2PxC3k1pCjy ow== Received: from ppma13.dal12v.mail.ibm.com (dd.9e.1632.ip4.static.sl-reverse.com [50.22.158.221]) by mx0a-001b2d01.pphosted.com (PPS) with ESMTPS id 3x3eg30bee-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Mon, 25 Mar 2024 21:42:10 +0000 Received: from pps.filterd (ppma13.dal12v.mail.ibm.com [127.0.0.1]) by ppma13.dal12v.mail.ibm.com (8.17.1.19/8.17.1.19) with ESMTP id 42PLZUuY011233 for ; Mon, 25 Mar 2024 21:42:09 GMT Received: from smtprelay07.wdc07v.mail.ibm.com ([172.16.1.74]) by ppma13.dal12v.mail.ibm.com (PPS) with ESMTPS id 3x2bmkueax-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT) for ; Mon, 25 Mar 2024 21:42:09 +0000 Received: from smtpav01.wdc07v.mail.ibm.com (smtpav01.wdc07v.mail.ibm.com [10.39.53.228]) by smtprelay07.wdc07v.mail.ibm.com (8.14.9/8.14.9/NCO v10.0) with ESMTP id 42PLg5wS25428582 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256 verify=OK); Mon, 25 Mar 2024 21:42:08 GMT Received: from smtpav01.wdc07v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id D08DE58067; Mon, 25 Mar 2024 21:42:05 +0000 (GMT) Received: from smtpav01.wdc07v.mail.ibm.com (unknown [127.0.0.1]) by IMSVA (Postfix) with ESMTP id 866715804B; Mon, 25 Mar 2024 21:42:05 +0000 (GMT) Received: from [9.61.153.201] (unknown [9.61.153.201]) by smtpav01.wdc07v.mail.ibm.com (Postfix) with ESMTP; Mon, 25 Mar 2024 21:42:05 +0000 (GMT) Message-ID: <4e0043a5-f9c0-4aae-878f-40d12ae2ce4b@linux.ibm.com> Date: Mon, 25 Mar 2024 16:42:04 -0500 MIME-Version: 1.0 User-Agent: Mozilla Thunderbird Content-Language: en-US To: "gdb-patches@sourceware.org" From: Peter Bergner Subject: [BACKPORT GDB 14][PATCH] PowerPC: Add support for Power11 options X-TM-AS-GCONF: 00 X-Proofpoint-ORIG-GUID: sCgjS3wijqqMcHpC9crIpIGkk-Szpny9 X-Proofpoint-GUID: sCgjS3wijqqMcHpC9crIpIGkk-Szpny9 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2024-03-25_21,2024-03-21_02,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 malwarescore=0 phishscore=0 priorityscore=1501 mlxscore=0 lowpriorityscore=0 bulkscore=0 suspectscore=0 clxscore=1011 impostorscore=0 mlxlogscore=999 adultscore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2403210000 definitions=main-2403250135 X-Spam-Status: No, score=-9.4 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_EF, GIT_PATCH_0, RCVD_IN_MSPIKE_H4, RCVD_IN_MSPIKE_WL, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: gdb-patches@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Gdb-patches mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: gdb-patches-bounces+patchwork=sourceware.org@sourceware.org I'd like to backport the following patch to the GDB 14 release branch. This has been on trunk for a while and backported to the binutils 2.41 release branch. Testing of the backport was clean. Ok for the GDB 14 release branch? Peter PowerPC: Add support for Power11 options binutils/ * doc/binutils.texi (PowerPC -M option): Mention power11 and pwr11. gas/ * config/tc-ppc.c: (md_show_usage): Mention -mpower11 and -mpwr11. * doc/c-ppc.texi: Likewise. opcodes/ * ppc-dis.c (ppc_opts): Add "power11" and "pwr11" entries. (powerpc_init_dialect): Default to "power11". (cherry picked from commit 4199cf1e152daab0460f08cc7dbd1f727ac3e4cc) --- binutils/doc/binutils.texi | 11 ++++++----- gas/config/tc-ppc.c | 2 ++ gas/doc/c-ppc.texi | 3 +++ opcodes/ppc-dis.c | 12 +++++++++++- 4 files changed, 22 insertions(+), 6 deletions(-) diff --git a/binutils/doc/binutils.texi b/binutils/doc/binutils.texi index 0d46119c149..d7e578d42f4 100644 --- a/binutils/doc/binutils.texi +++ b/binutils/doc/binutils.texi @@ -2661,11 +2661,12 @@ rather than @code{li}. All of the @option{-m} arguments for @option{e300}, @option{e500}, @option{e500mc}, @option{e500mc64}, @option{e500x2}, @option{e5500}, @option{e6500}, @option{efs}, @option{power4}, @option{power5}, @option{power6}, @option{power7}, -@option{power8}, @option{power9}, @option{power10}, @option{ppc}, -@option{ppc32}, @option{ppc64}, @option{ppc64bridge}, @option{ppcps}, -@option{pwr}, @option{pwr2}, @option{pwr4}, @option{pwr5}, @option{pwr5x}, -@option{pwr6}, @option{pwr7}, @option{pwr8}, @option{pwr9}, @option{pwr10}, -@option{pwrx}, @option{titan}, @option{vle}, and @option{future}. +@option{power8}, @option{power9}, @option{power10}, @option{power11}, +@option{ppc}, @option{ppc32}, @option{ppc64}, @option{ppc64bridge}, +@option{ppcps}, @option{pwr}, @option{pwr2}, @option{pwr4}, @option{pwr5}, +@option{pwr5x}, @option{pwr6}, @option{pwr7}, @option{pwr8}, @option{pwr9}, +@option{pwr10}, @option{pwr11}, @option{pwrx}, @option{titan}, @option{vle}, +and @option{future}. @option{32} and @option{64} modify the default or a prior CPU selection, disabling and enabling 64-bit insns respectively. In addition, @option{altivec}, @option{any}, @option{lsp}, @option{htm}, diff --git a/gas/config/tc-ppc.c b/gas/config/tc-ppc.c index 974404b668e..fa2de22e8e3 100644 --- a/gas/config/tc-ppc.c +++ b/gas/config/tc-ppc.c @@ -1392,6 +1392,8 @@ PowerPC options:\n")); fprintf (stream, _("\ -mpower10, -mpwr10 generate code for Power10 architecture\n")); fprintf (stream, _("\ +-mpower11, -mpwr11 generate code for Power11 architecture\n")); + fprintf (stream, _("\ -mlibresoc generate code for Libre-SOC architecture\n")); fprintf (stream, _("\ -mfuture generate code for 'future' architecture\n")); diff --git a/gas/doc/c-ppc.texi b/gas/doc/c-ppc.texi index f1dc17c6b14..ad4dd0e56d0 100644 --- a/gas/doc/c-ppc.texi +++ b/gas/doc/c-ppc.texi @@ -156,6 +156,9 @@ Generate code for Power9 architecture. @item -mpower10, -mpwr10 Generate code for Power10 architecture. +@item -mpower11, -mpwr11 +Generate code for Power11 architecture. + @item -mfuture Generate code for 'future' architecture. diff --git a/opcodes/ppc-dis.c b/opcodes/ppc-dis.c index d97137d8b71..f8553c131a3 100644 --- a/opcodes/ppc-dis.c +++ b/opcodes/ppc-dis.c @@ -208,6 +208,11 @@ struct ppc_mopt ppc_opts[] = { | PPC_OPCODE_POWER7 | PPC_OPCODE_POWER8 | PPC_OPCODE_POWER9 | PPC_OPCODE_POWER10 | PPC_OPCODE_ALTIVEC | PPC_OPCODE_VSX), 0 }, + { "power11", (PPC_OPCODE_PPC | PPC_OPCODE_ISEL | PPC_OPCODE_64 + | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6 + | PPC_OPCODE_POWER7 | PPC_OPCODE_POWER8 | PPC_OPCODE_POWER9 + | PPC_OPCODE_POWER10 | PPC_OPCODE_ALTIVEC | PPC_OPCODE_VSX), + 0 }, { "libresoc",(PPC_OPCODE_PPC | PPC_OPCODE_ISEL | PPC_OPCODE_64 | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6 | PPC_OPCODE_POWER7 | PPC_OPCODE_POWER8 | PPC_OPCODE_POWER9 @@ -267,6 +272,11 @@ struct ppc_mopt ppc_opts[] = { | PPC_OPCODE_POWER7 | PPC_OPCODE_POWER8 | PPC_OPCODE_POWER9 | PPC_OPCODE_POWER10 | PPC_OPCODE_ALTIVEC | PPC_OPCODE_VSX), 0 }, + { "pwr11", (PPC_OPCODE_PPC | PPC_OPCODE_ISEL | PPC_OPCODE_64 + | PPC_OPCODE_POWER4 | PPC_OPCODE_POWER5 | PPC_OPCODE_POWER6 + | PPC_OPCODE_POWER7 | PPC_OPCODE_POWER8 | PPC_OPCODE_POWER9 + | PPC_OPCODE_POWER10 | PPC_OPCODE_ALTIVEC | PPC_OPCODE_VSX), + 0 }, { "pwrx", PPC_OPCODE_POWER | PPC_OPCODE_POWER2, 0 }, { "raw", PPC_OPCODE_PPC, @@ -396,7 +406,7 @@ powerpc_init_dialect (struct disassemble_info *info) break; default: if (info->arch == bfd_arch_powerpc) - dialect = ppc_parse_cpu (dialect, &sticky, "power10") | PPC_OPCODE_ANY; + dialect = ppc_parse_cpu (dialect, &sticky, "power11") | PPC_OPCODE_ANY; else dialect = ppc_parse_cpu (dialect, &sticky, "pwr"); break;