Toggle navigation
Patchwork
GNU Debugger
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Jim Wilson
| State =
Action Required
| Archived =
No
| 32 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Committed
Dropped
FSF Assignment Missing
Search
Archived
No
Yes
Both
Delegate
------
Nobody
siddhesh
siddhesh
codonell
azanella
gbenson
jankratochvil
ppluzhnikov
neleai
tromey
palves
keiths
sergiodj
StanShebs
teawater
aburgess
rth
roland
davem
schwab
Allan
aj
ldv
tschwinge
tschwinge
tschwinge
andreaskr
fweimer
ChrisMetcalf
jsm28
aurel32
will
vapier
vapier
tuliom
hjl
triegel
jwlemke
cltang
macro
nsz
pwbot
arjun
stli
ludo
rj
zack
mfabian
rluzynski
dj
sthibaul
mscastanho
lamm
girish946
maennich
dodji
zimmerma
rzinsly
lukma
mjw
raoni
jason
jwakely
jwakely
maximk
trodgers
Apply
Patch
Series
rb/tb
S/W/F
Date
Submitter
Delegate
State
[2/2] Improve comments in print-utils.h.
- -
-
-
-
2019-10-10
Jim Wilson
New
[1/2] RISC-V: Fix two ARI warnings.
- -
-
-
-
2019-10-10
Jim Wilson
New
RISC-V: Allow setting breakpoints at invalid addresses.
- -
-
-
-
2019-04-13
Jim Wilson
New
RISC-V: Add FP register core file support.
- -
-
-
-
2019-02-06
Jim Wilson
New
RISC-V: Fix wrong use of s0 register name.
- -
-
-
-
2019-01-01
Jim Wilson
New
RISC-V: Correct printing of MSTATUS and MISA.
- -
-
-
-
2018-12-13
Jim Wilson
New
[3/3,v2] RISC-V: Fix unnamed arg alignment in registers.
- -
-
-
-
2018-11-13
Jim Wilson
New
[2/3,v2] RISC-V: Handle vector type alignment.
- -
-
-
-
2018-11-13
Jim Wilson
New
[1/3,v2] RISC-V: Give stack slots same align as XLEN.
- -
-
-
-
2018-11-13
Jim Wilson
New
[3/3] RISC-V: gdb.base/gnu_vector fixes.
- -
-
-
-
2018-11-06
Jim Wilson
New
[2/3] RISC-V: gdb.base/gnu_vector fixes.
- -
-
-
-
2018-11-06
Jim Wilson
New
[1/3] RISC-V: gdb.base/gnu_vector fixes.
- -
-
-
-
2018-11-06
Jim Wilson
New
RISC-V: Fix xlen to flen typo in FP reg handling.
- -
-
-
-
2018-11-03
Jim Wilson
New
RISC-V: Don't allow unaligned breakpoints.
- -
-
-
-
2018-11-01
Jim Wilson
New
RISC-V: Force variables to .data for code_elim.
- -
-
-
-
2018-10-26
Jim Wilson
New
[2/2] RISC-V: Linux signal frame support.
- -
-
-
-
2018-10-26
Jim Wilson
New
[1/2] RISC-V: Linux signal frame support.
- -
-
-
-
2018-10-25
Jim Wilson
New
[2/2] RISC-V: NaN-box FP values smaller than an FP register.
- -
-
-
-
2018-10-19
Jim Wilson
New
[1/2] RISC-V: Print FP regs as union of float types.
- -
-
-
-
2018-10-19
Jim Wilson
New
Fix riscv-linux native gdb build failure.
- -
-
-
-
2018-08-28
Jim Wilson
New
[5/5] RISC-V: Add configure support for riscv*-linux*.
- -
-
-
-
2018-08-09
Jim Wilson
New
[4/5] RISC-V: Add native linux support.
- -
-
-
-
2018-08-08
Jim Wilson
New
[3/5] RISC-V: Add linux target support.
- -
-
-
-
2018-08-08
Jim Wilson
New
[5/5] RISC-V: Add configure support riscv*-linux*.
- -
-
-
-
2018-08-08
Jim Wilson
New
[4/5] RISC-V: Add native linux support.
- -
-
-
-
2018-08-08
Jim Wilson
New
[3/5] RISC-V: Add linux target support.
- -
-
-
-
2018-08-08
Jim Wilson
New
[2/5] RISC-V: Add software single step support.
- -
-
-
-
2018-08-08
Jim Wilson
New
[1/5] RISC-V: Make riscv_isa_xlen a global function.
- -
-
-
-
2018-08-08
Jim Wilson
New
RISC-V: Don't decrement pc after break.
- -
-
-
-
2018-07-17
Jim Wilson
New
RISC-V: Add osabi support.
- -
-
-
-
2018-07-04
Jim Wilson
New
RISC-V: Add software single step support.
- -
-
-
-
2018-07-04
Jim Wilson
New
RISC-V: Correct legacy misa register number.
- -
-
-
-
2018-07-04
Jim Wilson
New